Repository: pekkaroi/bldc-drive Branch: master Commit: eff75760298f Files: 138 Total size: 4.0 MB Directory structure: gitextract_di5jfrul/ ├── .gitignore ├── LICENSE ├── README.md ├── firmware/ │ ├── .cproject │ ├── .project │ ├── include/ │ │ └── stm32f10x_conf.h │ ├── ldscripts/ │ │ ├── libs.ld │ │ ├── mem.ld │ │ └── sections.ld │ ├── src/ │ │ ├── adc.c │ │ ├── adc.h │ │ ├── configuration.c │ │ ├── configuration.h │ │ ├── eeprom.c │ │ ├── eeprom.h │ │ ├── encoder.c │ │ ├── encoder.h │ │ ├── hall.c │ │ ├── hall.h │ │ ├── input.c │ │ ├── input.h │ │ ├── main.c │ │ ├── pid.c │ │ ├── pid.h │ │ ├── pwm.c │ │ ├── pwm.h │ │ ├── usart.c │ │ ├── usart.h │ │ ├── utils.c │ │ └── utils.h │ └── system/ │ ├── include/ │ │ ├── arm/ │ │ │ └── semihosting.h │ │ ├── cmsis/ │ │ │ ├── README_CMSIS.txt │ │ │ ├── README_DEVICE.txt │ │ │ ├── arm_common_tables.h │ │ │ ├── arm_const_structs.h │ │ │ ├── arm_math.h │ │ │ ├── cmsis_device.h │ │ │ ├── core_cm0.h │ │ │ ├── core_cm0plus.h │ │ │ ├── core_cm3.h │ │ │ ├── core_cm4.h │ │ │ ├── core_cm4_simd.h │ │ │ ├── core_cmFunc.h │ │ │ ├── core_cmInstr.h │ │ │ ├── core_sc000.h │ │ │ ├── core_sc300.h │ │ │ ├── stm32f10x.h │ │ │ └── system_stm32f10x.h │ │ ├── cortexm/ │ │ │ └── ExceptionHandlers.h │ │ ├── diag/ │ │ │ └── Trace.h │ │ └── stm32f1-stdperiph/ │ │ ├── README_STDPERIPH.txt │ │ ├── misc.h │ │ ├── stm32f10x_adc.h │ │ ├── stm32f10x_bkp.h │ │ ├── stm32f10x_can.h │ │ ├── stm32f10x_cec.h │ │ ├── stm32f10x_crc.h │ │ ├── stm32f10x_dac.h │ │ ├── stm32f10x_dbgmcu.h │ │ ├── stm32f10x_dma.h │ │ ├── stm32f10x_exti.h │ │ ├── stm32f10x_flash.h │ │ ├── stm32f10x_fsmc.h │ │ ├── stm32f10x_gpio.h │ │ ├── stm32f10x_i2c.h │ │ ├── stm32f10x_iwdg.h │ │ ├── stm32f10x_pwr.h │ │ ├── stm32f10x_rcc.h │ │ ├── stm32f10x_rtc.h │ │ ├── stm32f10x_sdio.h │ │ ├── stm32f10x_spi.h │ │ ├── stm32f10x_tim.h │ │ ├── stm32f10x_usart.h │ │ └── stm32f10x_wwdg.h │ └── src/ │ ├── cmsis/ │ │ ├── README_DEVICE.txt │ │ ├── system_stm32f10x.c │ │ └── vectors_stm32f10x.c │ ├── cortexm/ │ │ ├── _initialize_hardware.c │ │ ├── _reset_hardware.c │ │ └── exception_handlers.c │ ├── diag/ │ │ ├── Trace.c │ │ └── trace_impl.c │ ├── newlib/ │ │ ├── README.txt │ │ ├── _cxx.cpp │ │ ├── _exit.c │ │ ├── _sbrk.c │ │ ├── _startup.c │ │ ├── _syscalls.c │ │ ├── _write.c │ │ └── assert.c │ └── stm32f1-stdperiph/ │ ├── README_STDPERIPH.txt │ ├── misc.c │ ├── stm32f10x_adc.c │ ├── stm32f10x_bkp.c │ ├── stm32f10x_can.c │ ├── stm32f10x_cec.c │ ├── stm32f10x_crc.c │ ├── stm32f10x_dac.c │ ├── stm32f10x_dbgmcu.c │ ├── stm32f10x_dma.c │ ├── stm32f10x_exti.c │ ├── stm32f10x_flash.c │ ├── stm32f10x_fsmc.c │ ├── stm32f10x_gpio.c │ ├── stm32f10x_i2c.c │ ├── stm32f10x_iwdg.c │ ├── stm32f10x_pwr.c │ ├── stm32f10x_rcc.c │ ├── stm32f10x_rtc.c │ ├── stm32f10x_sdio.c │ ├── stm32f10x_spi.c │ ├── stm32f10x_tim.c │ ├── stm32f10x_usart.c │ └── stm32f10x_wwdg.c ├── gui/ │ ├── ServoGui.py │ ├── __init__.py │ └── servogui.nja └── hardware/ ├── bldc_control_v2/ │ ├── bldc_control_ver2.kicad_pcb │ ├── bldc_control_ver2.net │ ├── bldc_control_ver2.pro │ └── bldc_control_ver2.sch ├── bldc_control_v3/ │ ├── bldc_control_ver3.kicad_pcb │ ├── bldc_control_ver3.net │ ├── bldc_control_ver3.pro │ └── bldc_control_ver3.sch ├── bldc_drive_v2/ │ ├── Alu_casing.kicad_pcb │ ├── Alu_casing.pro │ ├── bldc_drive.kicad_pcb │ ├── bldc_drive.net │ ├── bldc_drive.pro │ └── bldc_drive.sch └── libraries/ ├── 6n137.bck ├── 6n137.dcm ├── 6n137.lib ├── INA270.lib ├── custom_7805.dcm ├── custom_7805.lib └── vias.pretty/ └── Via-0.6mm.kicad_mod ================================================ FILE CONTENTS ================================================ ================================================ FILE: .gitignore ================================================ # Object files *.o *.ko *.obj *.elf # Precompiled Headers *.gch *.pch # Libraries *.a *.la *.lo # Shared objects (inc. Windows DLLs) *.dll *.so *.so.* *.dylib # Executables *.exe *.out *.app *.i*86 *.x86_64 *.hex # Debug files *.dSYM/ .settings/ Debug/ output/ _autosave* # Eclipse Files ./Debug/ ./Release/ .settings # KiCAD Backup and temp files *.bak *-cache.lib *.kicad_pcb-bak *.csv *.xml ================================================ FILE: LICENSE ================================================ GNU GENERAL PUBLIC LICENSE Version 2, June 1991 Copyright (C) 1989, 1991 Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed. Preamble The licenses for most software are designed to take away your freedom to share and change it. By contrast, the GNU General Public License is intended to guarantee your freedom to share and change free software--to make sure the software is free for all its users. This General Public License applies to most of the Free Software Foundation's software and to any other program whose authors commit to using it. (Some other Free Software Foundation software is covered by the GNU Lesser General Public License instead.) You can apply it to your programs, too. When we speak of free software, we are referring to freedom, not price. Our General Public Licenses are designed to make sure that you have the freedom to distribute copies of free software (and charge for this service if you wish), that you receive source code or can get it if you want it, that you can change the software or use pieces of it in new free programs; and that you know you can do these things. To protect your rights, we need to make restrictions that forbid anyone to deny you these rights or to ask you to surrender the rights. These restrictions translate to certain responsibilities for you if you distribute copies of the software, or if you modify it. For example, if you distribute copies of such a program, whether gratis or for a fee, you must give the recipients all the rights that you have. You must make sure that they, too, receive or can get the source code. And you must show them these terms so they know their rights. We protect your rights with two steps: (1) copyright the software, and (2) offer you this license which gives you legal permission to copy, distribute and/or modify the software. Also, for each author's protection and ours, we want to make certain that everyone understands that there is no warranty for this free software. If the software is modified by someone else and passed on, we want its recipients to know that what they have is not the original, so that any problems introduced by others will not reflect on the original authors' reputations. Finally, any free program is threatened constantly by software patents. We wish to avoid the danger that redistributors of a free program will individually obtain patent licenses, in effect making the program proprietary. To prevent this, we have made it clear that any patent must be licensed for everyone's free use or not licensed at all. The precise terms and conditions for copying, distribution and modification follow. GNU GENERAL PUBLIC LICENSE TERMS AND CONDITIONS FOR COPYING, DISTRIBUTION AND MODIFICATION 0. This License applies to any program or other work which contains a notice placed by the copyright holder saying it may be distributed under the terms of this General Public License. The "Program", below, refers to any such program or work, and a "work based on the Program" means either the Program or any derivative work under copyright law: that is to say, a work containing the Program or a portion of it, either verbatim or with modifications and/or translated into another language. (Hereinafter, translation is included without limitation in the term "modification".) Each licensee is addressed as "you". Activities other than copying, distribution and modification are not covered by this License; they are outside its scope. The act of running the Program is not restricted, and the output from the Program is covered only if its contents constitute a work based on the Program (independent of having been made by running the Program). Whether that is true depends on what the Program does. 1. You may copy and distribute verbatim copies of the Program's source code as you receive it, in any medium, provided that you conspicuously and appropriately publish on each copy an appropriate copyright notice and disclaimer of warranty; keep intact all the notices that refer to this License and to the absence of any warranty; and give any other recipients of the Program a copy of this License along with the Program. You may charge a fee for the physical act of transferring a copy, and you may at your option offer warranty protection in exchange for a fee. 2. You may modify your copy or copies of the Program or any portion of it, thus forming a work based on the Program, and copy and distribute such modifications or work under the terms of Section 1 above, provided that you also meet all of these conditions: a) You must cause the modified files to carry prominent notices stating that you changed the files and the date of any change. b) You must cause any work that you distribute or publish, that in whole or in part contains or is derived from the Program or any part thereof, to be licensed as a whole at no charge to all third parties under the terms of this License. c) If the modified program normally reads commands interactively when run, you must cause it, when started running for such interactive use in the most ordinary way, to print or display an announcement including an appropriate copyright notice and a notice that there is no warranty (or else, saying that you provide a warranty) and that users may redistribute the program under these conditions, and telling the user how to view a copy of this License. (Exception: if the Program itself is interactive but does not normally print such an announcement, your work based on the Program is not required to print an announcement.) These requirements apply to the modified work as a whole. If identifiable sections of that work are not derived from the Program, and can be reasonably considered independent and separate works in themselves, then this License, and its terms, do not apply to those sections when you distribute them as separate works. But when you distribute the same sections as part of a whole which is a work based on the Program, the distribution of the whole must be on the terms of this License, whose permissions for other licensees extend to the entire whole, and thus to each and every part regardless of who wrote it. Thus, it is not the intent of this section to claim rights or contest your rights to work written entirely by you; rather, the intent is to exercise the right to control the distribution of derivative or collective works based on the Program. In addition, mere aggregation of another work not based on the Program with the Program (or with a work based on the Program) on a volume of a storage or distribution medium does not bring the other work under the scope of this License. 3. You may copy and distribute the Program (or a work based on it, under Section 2) in object code or executable form under the terms of Sections 1 and 2 above provided that you also do one of the following: a) Accompany it with the complete corresponding machine-readable source code, which must be distributed under the terms of Sections 1 and 2 above on a medium customarily used for software interchange; or, b) Accompany it with a written offer, valid for at least three years, to give any third party, for a charge no more than your cost of physically performing source distribution, a complete machine-readable copy of the corresponding source code, to be distributed under the terms of Sections 1 and 2 above on a medium customarily used for software interchange; or, c) Accompany it with the information you received as to the offer to distribute corresponding source code. (This alternative is allowed only for noncommercial distribution and only if you received the program in object code or executable form with such an offer, in accord with Subsection b above.) The source code for a work means the preferred form of the work for making modifications to it. For an executable work, complete source code means all the source code for all modules it contains, plus any associated interface definition files, plus the scripts used to control compilation and installation of the executable. However, as a special exception, the source code distributed need not include anything that is normally distributed (in either source or binary form) with the major components (compiler, kernel, and so on) of the operating system on which the executable runs, unless that component itself accompanies the executable. If distribution of executable or object code is made by offering access to copy from a designated place, then offering equivalent access to copy the source code from the same place counts as distribution of the source code, even though third parties are not compelled to copy the source along with the object code. 4. You may not copy, modify, sublicense, or distribute the Program except as expressly provided under this License. Any attempt otherwise to copy, modify, sublicense or distribute the Program is void, and will automatically terminate your rights under this License. However, parties who have received copies, or rights, from you under this License will not have their licenses terminated so long as such parties remain in full compliance. 5. You are not required to accept this License, since you have not signed it. However, nothing else grants you permission to modify or distribute the Program or its derivative works. These actions are prohibited by law if you do not accept this License. Therefore, by modifying or distributing the Program (or any work based on the Program), you indicate your acceptance of this License to do so, and all its terms and conditions for copying, distributing or modifying the Program or works based on it. 6. Each time you redistribute the Program (or any work based on the Program), the recipient automatically receives a license from the original licensor to copy, distribute or modify the Program subject to these terms and conditions. You may not impose any further restrictions on the recipients' exercise of the rights granted herein. You are not responsible for enforcing compliance by third parties to this License. 7. If, as a consequence of a court judgment or allegation of patent infringement or for any other reason (not limited to patent issues), conditions are imposed on you (whether by court order, agreement or otherwise) that contradict the conditions of this License, they do not excuse you from the conditions of this License. If you cannot distribute so as to satisfy simultaneously your obligations under this License and any other pertinent obligations, then as a consequence you may not distribute the Program at all. For example, if a patent license would not permit royalty-free redistribution of the Program by all those who receive copies directly or indirectly through you, then the only way you could satisfy both it and this License would be to refrain entirely from distribution of the Program. If any portion of this section is held invalid or unenforceable under any particular circumstance, the balance of the section is intended to apply and the section as a whole is intended to apply in other circumstances. It is not the purpose of this section to induce you to infringe any patents or other property right claims or to contest validity of any such claims; this section has the sole purpose of protecting the integrity of the free software distribution system, which is implemented by public license practices. Many people have made generous contributions to the wide range of software distributed through that system in reliance on consistent application of that system; it is up to the author/donor to decide if he or she is willing to distribute software through any other system and a licensee cannot impose that choice. This section is intended to make thoroughly clear what is believed to be a consequence of the rest of this License. 8. If the distribution and/or use of the Program is restricted in certain countries either by patents or by copyrighted interfaces, the original copyright holder who places the Program under this License may add an explicit geographical distribution limitation excluding those countries, so that distribution is permitted only in or among countries not thus excluded. In such case, this License incorporates the limitation as if written in the body of this License. 9. The Free Software Foundation may publish revised and/or new versions of the General Public License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns. Each version is given a distinguishing version number. If the Program specifies a version number of this License which applies to it and "any later version", you have the option of following the terms and conditions either of that version or of any later version published by the Free Software Foundation. If the Program does not specify a version number of this License, you may choose any version ever published by the Free Software Foundation. 10. If you wish to incorporate parts of the Program into other free programs whose distribution conditions are different, write to the author to ask for permission. For software which is copyrighted by the Free Software Foundation, write to the Free Software Foundation; we sometimes make exceptions for this. Our decision will be guided by the two goals of preserving the free status of all derivatives of our free software and of promoting the sharing and reuse of software generally. NO WARRANTY 11. BECAUSE THE PROGRAM IS LICENSED FREE OF CHARGE, THERE IS NO WARRANTY FOR THE PROGRAM, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE PROGRAM "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE PROGRAM IS WITH YOU. SHOULD THE PROGRAM PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION. 12. IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL ANY COPYRIGHT HOLDER, OR ANY OTHER PARTY WHO MAY MODIFY AND/OR REDISTRIBUTE THE PROGRAM AS PERMITTED ABOVE, BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE PROGRAM (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY YOU OR THIRD PARTIES OR A FAILURE OF THE PROGRAM TO OPERATE WITH ANY OTHER PROGRAMS), EVEN IF SUCH HOLDER OR OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. END OF TERMS AND CONDITIONS How to Apply These Terms to Your New Programs If you develop a new program, and you want it to be of the greatest possible use to the public, the best way to achieve this is to make it free software which everyone can redistribute and change under these terms. To do so, attach the following notices to the program. It is safest to attach them to the start of each source file to most effectively convey the exclusion of warranty; and each file should have at least the "copyright" line and a pointer to where the full notice is found. {description} Copyright (C) {year} {fullname} This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. Also add information on how to contact you by electronic and paper mail. If the program is interactive, make it output a short notice like this when it starts in an interactive mode: Gnomovision version 69, Copyright (C) year name of author Gnomovision comes with ABSOLUTELY NO WARRANTY; for details type `show w'. This is free software, and you are welcome to redistribute it under certain conditions; type `show c' for details. The hypothetical commands `show w' and `show c' should show the appropriate parts of the General Public License. Of course, the commands you use may be called something other than `show w' and `show c'; they could even be mouse-clicks or menu items--whatever suits your program. You should also get your employer (if you work as a programmer) or your school, if any, to sign a "copyright disclaimer" for the program, if necessary. Here is a sample; alter the names: Yoyodyne, Inc., hereby disclaims all copyright interest in the program `Gnomovision' (which makes passes at compilers) written by James Hacker. {signature of Ty Coon}, 1 April 1989 Ty Coon, President of Vice This General Public License does not permit incorporating your program into proprietary programs. If your program is a subroutine library, you may consider it more useful to permit linking proprietary applications with the library. If this is what you want to do, use the GNU Lesser General Public License instead of this License. ================================================ FILE: README.md ================================================ # bldc-drive This is a project developing a simple BLDC servo controller. It is based on an STM32F103 microcontroller. Some parts, especially the PID control loop is based on development done by user mcm_xyz in cnczone.com forum. Thank you! Check the thread http://www.cnczone.com/forums/open-source-controller-boards/283428-cnc.html ## Disclaimer This software and hardware is provided "AS IS", WITHOUT ANY WARRANTY. The software is released under GPL v2. Authors accept no liability for any harm or loss resulting from use of this hardware or software. ## Authors & Contributors * original Software by mcm_xyz from cnczone * first Version of Hardware&Software in a Git-repo from pekkaroi via https://github.com/pekkaroi * Schematic-additions and fork by Philipp Hörauf via https://github.com/Virtex7 ## Firmware Firmware is a work-in-progress (and will be for a while :), however following features are included: * Trapezoidal BLDC commutation using either HALL sensors or quadrature encoder. * Step+Dir input interface with PID position control loop. * PWM+Dir input interface in velocity mode. * USART communitacation for configuration. Configuration settings saved to flash memory. * TODO: Motor Test Mode to simply activate a Motor with a fixed frequency, no encoder needed ### Update 1st May 2016 Some updates to the firmware. * ADC current limiting implemented. Appears to work OK * I created a quick and ugly Python gui for tuning * Updated the PID loop to have feedfoward coefficients FF1 and FF2 (like LinuxCNC). This means that the PID output can be adjusted by the requested speed and the requested acceleration. This made the PID tuning a lot easier for me at least, I'm able to get a motor to follow the requested position very well also during acceleration and during constant drive. ## Hardware: First prototype hardware is built and it is working well. However, there are couple of known issues: * 6n137 optocoupler is not officially supporting 3.3V supply voltage which is used in the board. In reality they seem to work, but the optocoupler should be changed or additional levelshifting circuitry added on next revision. Also, the optocoupler input circuit supports only push-pull-type encoder output. Many encoders seem to have open drain output. :( * Few connectors in the layout missed solder stop openings. They were bit painfull to solder. :) * The current amplifier INA27x connection is wrong. The IN+ and IN- should be swapped. ### STATUS QUO: Second hardware revision with the above findings fixed is published. There are no known issues, two servo drives are succesfully driving my CNC router. Pics and videos to come.. ### HARDWARE TODOs: * verify all part-values into the schematic ================================================ FILE: firmware/.cproject ================================================ ================================================ FILE: firmware/.project ================================================ bldc_drive org.eclipse.cdt.managedbuilder.core.genmakebuilder clean,full,incremental, org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder full,incremental, org.eclipse.cdt.core.cnature org.eclipse.cdt.managedbuilder.core.managedBuildNature org.eclipse.cdt.managedbuilder.core.ScannerConfigNature org.eclipse.cdt.core.ccnature ================================================ FILE: firmware/include/stm32f10x_conf.h ================================================ /** ****************************************************************************** * @file Project/STM32F10x_StdPeriph_Template/stm32f10x_conf.h * @author MCD Application Team * @version V3.5.0 * @date 08-April-2011 * @brief Library configuration file. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_CONF_H #define __STM32F10x_CONF_H /* Includes ------------------------------------------------------------------*/ /* Uncomment/Comment the line below to enable/disable peripheral header file inclusion */ #include "stm32f10x_adc.h" #include "stm32f10x_bkp.h" #include "stm32f10x_can.h" #include "stm32f10x_cec.h" #include "stm32f10x_crc.h" #include "stm32f10x_dac.h" #include "stm32f10x_dbgmcu.h" #include "stm32f10x_dma.h" #include "stm32f10x_exti.h" #include "stm32f10x_flash.h" #include "stm32f10x_fsmc.h" #include "stm32f10x_gpio.h" #include "stm32f10x_i2c.h" #include "stm32f10x_iwdg.h" #include "stm32f10x_pwr.h" #include "stm32f10x_rcc.h" #include "stm32f10x_rtc.h" #include "stm32f10x_sdio.h" #include "stm32f10x_spi.h" #include "stm32f10x_tim.h" #include "stm32f10x_usart.h" #include "stm32f10x_wwdg.h" #include "misc.h" /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */ /* Exported types ------------------------------------------------------------*/ /* Exported constants --------------------------------------------------------*/ /* Uncomment the line below to expanse the "assert_param" macro in the Standard Peripheral Library drivers code */ /* #define USE_FULL_ASSERT 1 */ /* Exported macro ------------------------------------------------------------*/ #ifdef USE_FULL_ASSERT /** * @brief The assert_param macro is used for function's parameters check. * @param expr: If expr is false, it calls assert_failed function which reports * the name of the source file and the source line number of the call * that failed. If expr is true, it returns no value. * @retval None */ #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) /* Exported functions ------------------------------------------------------- */ void assert_failed(uint8_t* file, uint32_t line); #else #define assert_param(expr) ((void)0) #endif /* USE_FULL_ASSERT */ //#define VECT_TAB_SRAM #endif /* __STM32F10x_CONF_H */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/ldscripts/libs.ld ================================================ /* * Placeholder to list other libraries required by the application. GROUP( ) */ ================================================ FILE: firmware/ldscripts/mem.ld ================================================ /* * Memory Spaces Definitions. * * Need modifying for a specific board. * FLASH.ORIGIN: starting address of flash * FLASH.LENGTH: length of flash * RAM.ORIGIN: starting address of RAM bank 0 * RAM.LENGTH: length of RAM bank 0 * * The values below can be addressed in further linker scripts * using functions like 'ORIGIN(RAM)' or 'LENGTH(RAM)'. */ MEMORY { RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 20K CCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 0 FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 64K FLASHB1 (rx) : ORIGIN = 0x00000000, LENGTH = 0 EXTMEMB0 (rx) : ORIGIN = 0x00000000, LENGTH = 0 EXTMEMB1 (rx) : ORIGIN = 0x00000000, LENGTH = 0 EXTMEMB2 (rx) : ORIGIN = 0x00000000, LENGTH = 0 EXTMEMB3 (rx) : ORIGIN = 0x00000000, LENGTH = 0 MEMORY_ARRAY (xrw) : ORIGIN = 0x00000000, LENGTH = 0 } /* * For external ram use something like: RAM (xrw) : ORIGIN = 0x68000000, LENGTH = 20K */ ================================================ FILE: firmware/ldscripts/sections.ld ================================================ /* * Default linker script for STM32Fxxx. */ /* * The '__stack' definition is required by crt0, do not remove it. */ __stack = ORIGIN(RAM) + LENGTH(RAM); _estack = __stack; /* STM specific definition */ /* * Default stack sizes. * These are used by the startup in order to allocate stacks * for the different modes. */ __Main_Stack_Size = 1024 ; PROVIDE ( _Main_Stack_Size = __Main_Stack_Size ) ; __Main_Stack_Limit = __stack - __Main_Stack_Size ; /*"PROVIDE" allows to easily override these values from an object file or the command line. */ PROVIDE ( _Main_Stack_Limit = __Main_Stack_Limit ) ; /* * There will be a link error if there is not this amount of * RAM free at the end. */ _Minimum_Stack_Size = 256 ; /* * Default heap definitions. * The heap start immediately after the last statically allocated * .sbss/.noinit section, and extends up to the main stack limit. */ PROVIDE ( _Heap_Begin = _end_noinit ) ; PROVIDE ( _Heap_Limit = __stack - __Main_Stack_Size ) ; /* * The entry point is informative, for debuggers and simulators, * since the Cortex-M vector points to it anyway. */ ENTRY(_start) /* Sections Definitions */ SECTIONS { /* * For Cortex-M devices, the beginning of the startup code is stored in * the .isr_vector section, which goes to FLASH */ .isr_vector : { . = ALIGN(4); KEEP(*(.isr_vector)) /* Interrupt vectors */ KEEP(*(.cfmconfig)) /* Freescale configuration words */ /* * This section is here for convenience, to store the * startup code at the beginning of the flash area, hoping that * this will increase the readability of the listing. */ *(.after_vectors .after_vectors.*) /* Startup code and ISR */ . = ALIGN(4); } >FLASH .inits : { . = ALIGN(4); /* * These are the old initialisation sections, intended to contain * naked code, with the prologue/epilogue added by crti.o/crtn.o * when linking with startup files. The standalone startup code * currently does not run these, better use the init arrays below. */ KEEP(*(.init)) KEEP(*(.fini)) . = ALIGN(4); /* * The preinit code, i.e. an array of pointers to initialisation * functions to be performed before constructors. */ PROVIDE_HIDDEN (__preinit_array_start = .); /* * Used to run the SystemInit() before anything else. */ KEEP(*(.preinit_array_sysinit .preinit_array_sysinit.*)) /* * Used for other platform inits. */ KEEP(*(.preinit_array_platform .preinit_array_platform.*)) /* * The application inits. If you need to enforce some order in * execution, create new sections, as before. */ KEEP(*(.preinit_array .preinit_array.*)) PROVIDE_HIDDEN (__preinit_array_end = .); . = ALIGN(4); /* * The init code, i.e. an array of pointers to static constructors. */ PROVIDE_HIDDEN (__init_array_start = .); KEEP(*(SORT(.init_array.*))) KEEP(*(.init_array)) PROVIDE_HIDDEN (__init_array_end = .); . = ALIGN(4); /* * The fini code, i.e. an array of pointers to static destructors. */ PROVIDE_HIDDEN (__fini_array_start = .); KEEP(*(SORT(.fini_array.*))) KEEP(*(.fini_array)) PROVIDE_HIDDEN (__fini_array_end = .); . = ALIGN(4); } >FLASH /* * For some STRx devices, the beginning of the startup code * is stored in the .flashtext section, which goes to FLASH. */ .flashtext : { . = ALIGN(4); *(.flashtext .flashtext.*) /* Startup code */ . = ALIGN(4); } >FLASH /* * The program code is stored in the .text section, * which goes to FLASH. */ .text : { . = ALIGN(4); *(.text .text.*) /* all remaining code */ *(.rodata .rodata.*) /* read-only data (constants) */ *(vtable) /* C++ virtual tables */ KEEP(*(.eh_frame*)) /* * Stub sections generated by the linker, to glue together * ARM and Thumb code. .glue_7 is used for ARM code calling * Thumb code, and .glue_7t is used for Thumb code calling * ARM code. Apparently always generated by the linker, for some * architectures, so better leave them here. */ *(.glue_7) *(.glue_7t) } >FLASH /* ARM magic sections */ .ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } > FLASH __exidx_start = .; .ARM.exidx : { *(.ARM.exidx* .gnu.linkonce.armexidx.*) } > FLASH __exidx_end = .; . = ALIGN(4); _etext = .; __etext = .; /* * This address is used by the startup code to * initialise the .data section. */ _sidata = _etext; /* MEMORY_ARRAY */ /* .ROarraySection : { *(.ROarraySection .ROarraySection.*) } >MEMORY_ARRAY */ /* * The initialised data section. * The program executes knowing that the data is in the RAM * but the loader puts the initial values in the FLASH (inidata). * It is one task of the startup to copy the initial values from * FLASH to RAM. */ .data : AT ( _sidata ) { . = ALIGN(4); /* This is used by the startup code to initialise the .data section */ _sdata = . ; /* STM specific definition */ __data_start__ = . ; *(.data_begin .data_begin.*) *(.data .data.*) *(.data_end .data_end.*) . = ALIGN(4); /* This is used by the startup code to initialise the .data section */ _edata = . ; /* STM specific definition */ __data_end__ = . ; } >RAM /* * The uninitialised data section. NOLOAD is used to avoid * the "section `.bss' type changed to PROGBITS" warning */ .bss (NOLOAD) : { . = ALIGN(4); __bss_start__ = .; /* standard newlib definition */ _sbss = .; /* STM specific definition */ *(.bss_begin .bss_begin.*) *(.bss .bss.*) *(COMMON) *(.bss_end .bss_end.*) . = ALIGN(4); __bss_end__ = .; /* standard newlib definition */ _ebss = . ; /* STM specific definition */ } >RAM .noinit (NOLOAD) : { . = ALIGN(4); _noinit = .; *(.noinit .noinit.*) . = ALIGN(4) ; _end_noinit = .; } > RAM /* Mandatory to be word aligned, _sbrk assumes this */ PROVIDE ( end = _end_noinit ); /* was _ebss */ PROVIDE ( _end = _end_noinit ); PROVIDE ( __end = _end_noinit ); PROVIDE ( __end__ = _end_noinit ); /* * Used for validation only, do not allocate anything here! * * This is just to check that there is enough RAM left for the Main * stack. It should generate an error if it's full. */ ._check_stack : { . = ALIGN(4); . = . + _Minimum_Stack_Size ; . = ALIGN(4); } >RAM .bss_CCMRAM : ALIGN(4) { *(.bss.CCMRAM .bss.CCMRAM.*) } > CCMRAM /* * The FLASH Bank1. * The C or assembly source must explicitly place the code * or data there using the "section" attribute. */ .b1text : { *(.b1text) /* remaining code */ *(.b1rodata) /* read-only data (constants) */ *(.b1rodata.*) } >FLASHB1 /* * The EXTMEM. * The C or assembly source must explicitly place the code or data there * using the "section" attribute. */ /* EXTMEM Bank0 */ .eb0text : { *(.eb0text) /* remaining code */ *(.eb0rodata) /* read-only data (constants) */ *(.eb0rodata.*) } >EXTMEMB0 /* EXTMEM Bank1 */ .eb1text : { *(.eb1text) /* remaining code */ *(.eb1rodata) /* read-only data (constants) */ *(.eb1rodata.*) } >EXTMEMB1 /* EXTMEM Bank2 */ .eb2text : { *(.eb2text) /* remaining code */ *(.eb2rodata) /* read-only data (constants) */ *(.eb2rodata.*) } >EXTMEMB2 /* EXTMEM Bank0 */ .eb3text : { *(.eb3text) /* remaining code */ *(.eb3rodata) /* read-only data (constants) */ *(.eb3rodata.*) } >EXTMEMB3 /* After that there are only debugging sections. */ /* This can remove the debugging information from the standard libraries */ /* DISCARD : { libc.a ( * ) libm.a ( * ) libgcc.a ( * ) } */ /* Stabs debugging sections. */ .stab 0 : { *(.stab) } .stabstr 0 : { *(.stabstr) } .stab.excl 0 : { *(.stab.excl) } .stab.exclstr 0 : { *(.stab.exclstr) } .stab.index 0 : { *(.stab.index) } .stab.indexstr 0 : { *(.stab.indexstr) } .comment 0 : { *(.comment) } /* * DWARF debug sections. * Symbols in the DWARF debugging sections are relative to the beginning * of the section so we begin them at 0. */ /* DWARF 1 */ .debug 0 : { *(.debug) } .line 0 : { *(.line) } /* GNU DWARF 1 extensions */ .debug_srcinfo 0 : { *(.debug_srcinfo) } .debug_sfnames 0 : { *(.debug_sfnames) } /* DWARF 1.1 and DWARF 2 */ .debug_aranges 0 : { *(.debug_aranges) } .debug_pubnames 0 : { *(.debug_pubnames) } /* DWARF 2 */ .debug_info 0 : { *(.debug_info .gnu.linkonce.wi.*) } .debug_abbrev 0 : { *(.debug_abbrev) } .debug_line 0 : { *(.debug_line) } .debug_frame 0 : { *(.debug_frame) } .debug_str 0 : { *(.debug_str) } .debug_loc 0 : { *(.debug_loc) } .debug_macinfo 0 : { *(.debug_macinfo) } /* SGI/MIPS DWARF 2 extensions */ .debug_weaknames 0 : { *(.debug_weaknames) } .debug_funcnames 0 : { *(.debug_funcnames) } .debug_typenames 0 : { *(.debug_typenames) } .debug_varnames 0 : { *(.debug_varnames) } } ================================================ FILE: firmware/src/adc.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include #include //#include <> #include "adc.h" #include "pwm.h" volatile uint16_t ADC_value; volatile uint16_t max_duty; void initADC() { max_duty=MAX_DUTY; GPIO_InitTypeDef GPIO_InitStructure; //--Enable ADC1 and GPIOA-- RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_GPIOA, ENABLE); GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4; //PA4 = bus measurement GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN; GPIO_Init(GPIOA, &GPIO_InitStructure); ADC_InitTypeDef ADC_InitStructure; //ADC1 configuration ADC_InitStructure.ADC_Mode = ADC_Mode_Independent; ADC_InitStructure.ADC_ScanConvMode = DISABLE; ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;//! ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None; ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right; ADC_InitStructure.ADC_NbrOfChannel = 1; //load structure values to control and status registers ADC_Init(ADC1, &ADC_InitStructure); ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 1, ADC_SampleTime_41Cycles5); //Enable ADC1 ADC_Cmd(ADC1, ENABLE); //enable DMA for ADC ADC_DMACmd(ADC1, ENABLE); //Enable ADC1 reset calibration register ADC_ResetCalibration(ADC1); //Check the end of ADC1 reset calibration register while(ADC_GetResetCalibrationStatus(ADC1)); //Start ADC1 calibration ADC_StartCalibration(ADC1); //Check the end of ADC1 calibration while(ADC_GetCalibrationStatus(ADC1)); //enable DMA1 clock RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE); //create DMA structure DMA_InitTypeDef DMA_InitStructure; //reset DMA1 channe1 to default values; DMA_DeInit(DMA1_Channel1); DMA_InitStructure.DMA_M2M = DMA_M2M_Disable; DMA_InitStructure.DMA_Mode = DMA_Mode_Circular; DMA_InitStructure.DMA_Priority = DMA_Priority_High; DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Disable; DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable; DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC; DMA_InitStructure.DMA_BufferSize = 1; DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR; DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)&ADC_value; //send values to DMA registers DMA_Init(DMA1_Channel1, &DMA_InitStructure); // Enable DMA1 Channel Transfer Complete interrupt DMA_ITConfig(DMA1_Channel1, DMA_IT_TC, ENABLE); DMA_Cmd(DMA1_Channel1, ENABLE); //Enable the DMA1 - Channel1 //Enable DMA1 channel IRQ Channel */ NVIC_InitTypeDef NVIC_InitStructure; NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel1_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); } void ADC1_2_IRQHandler(void) { if (ADC_GetITStatus(ADC1, ADC_IT_EOC) != RESET) { ADC_ClearITPendingBit(ADC1, ADC_IT_EOC); } } void DMA1_Channel1_IRQHandler(void) { if(DMA_GetITStatus(DMA1_IT_TC1)) { DMA_ClearITPendingBit(DMA1_IT_GL1); DMA_Cmd(DMA1_Channel1, ENABLE); if(ADC_value>s.max_current && max_duty>1) { max_duty -= 2; return; } if(ADC_value<=s.max_current && max_duty #include #define EADDR_IS_INITIALIZED 0x0001 #define EADDR_CONFIG_START 0x0002 void writeConfig() { FLASH_Unlock(); uint16_t i; int16_t *ptr = (int16_t *)&s; for(i=0; i /* * functionality from sinusoid_drive branch has been merged to master brach 13.2.2017. define SINUSOID_DRIVE to * enable sinusoid commutation, comment it out to define trapezoidal commutation. * */ #define SINUSOID_DRIVE 1 //PID timer period. Counter runs at 1MHz, so f_pid = 1e6/period. 250=4kHz, 125=8Khz, 63=16kHz.. #define PID_TIM_PERIOD 40 //BLDC_CHOPPER_PERIOD defines the PWM clock frequency. Timer runs at 72MHz (Fcpu), so Fpwm = 72e6/period //4000 = 18kHz //2000 = 36kHz #define BLDC_CHOPPER_PERIOD 2000 #ifndef SINUSOID_DRIVE #define MAX_DUTY BLDC_CHOPPER_PERIOD-50 //100% duty not allowed to allow recharge of high side gate drivers #else #define ZERO_DUTY BLDC_CHOPPER_PERIOD/2 #define MAX_DUTY BLDC_CHOPPER_PERIOD/2-50 //100% duty not allowed to allow recharge of high side gate drivers #endif #define BLDC_NOL 7//Non-OverLapping, number of clock cycles #define BLDC_DELAY 100 //Commutation delay. 1= no delay, 2000=7ms. #define inputMethod_stepDir 1 #define inputMethod_pwmVelocity 2 #define commutationMethod_HALL 1 #define commutationMethod_Encoder 2 #define is_ena_inverted (s.invert_dirstepena>>0)&1 #define is_step_inverted (s.invert_dirstepena>>1)&1 #define is_dir_inverted (s.invert_dirstepena>>2)&1 typedef struct { volatile uint16_t inputMethod; volatile uint16_t commutationMethod; volatile uint16_t encoder_PPR; volatile uint16_t encoder_poles; volatile uint16_t max_error; volatile uint16_t invert_dirstepena; volatile int16_t encoder_counts_per_step; volatile uint16_t max_current; volatile int16_t pid_Kp; volatile int16_t pid_Ki; volatile int16_t pid_Kd; volatile int16_t pid_FF1; volatile int16_t pid_FF2; volatile uint16_t pid_deadband; volatile int16_t commutation_offset; volatile uint16_t usart_baud; //baud divided by 100 to fit to 16 bits! for example 115200 => 1152 } servoConfig; void getConfig(); void setConfig(char* param, int16_t value); void writeConfig(); void printConfiguration(); #endif /* CONFIGURATION_H_ */ ================================================ FILE: firmware/src/eeprom.c ================================================ /** ****************************************************************************** * @file EEPROM_Emulation/src/eeprom.c * @author MCD Application Team * @version V3.1.0 * @date 07/27/2009 * @brief This file provides all the EEPROM emulation firmware functions. ****************************************************************************** * @copy * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2009 STMicroelectronics

*/ /** @addtogroup EEPROM_Emulation * @{ */ /* Includes ------------------------------------------------------------------*/ #include "eeprom.h" /* Private typedef -----------------------------------------------------------*/ /* Private define ------------------------------------------------------------*/ /* Private macro -------------------------------------------------------------*/ /* Private variables ---------------------------------------------------------*/ /* Global variable used to store variable value in read sequence */ uint16_t DataVar = 0; /* Virtual address defined by the user: 0xFFFF value is prohibited */ uint16_t VirtAddVarTab[17] = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17}; /* Private function prototypes -----------------------------------------------*/ /* Private functions ---------------------------------------------------------*/ static FLASH_Status EE_Format(void); static uint16_t EE_FindValidPage(uint8_t Operation); static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data); static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data); /** * @brief Restore the pages to a known good state in case of page's status * corruption after a power loss. * @param None. * @retval - Flash error code: on write Flash error * - FLASH_COMPLETE: on success */ uint16_t EE_Init(void) { uint16_t PageStatus0 = 6, PageStatus1 = 6; uint16_t VarIdx = 0; uint16_t EepromStatus = 0, ReadStatus = 0; int16_t x = -1; uint16_t FlashStatus; /* Get Page0 status */ PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS); /* Get Page1 status */ PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS); /* Check for invalid header states and repair if necessary */ switch (PageStatus0) { case ERASED: if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */ { /* Erase Page0 */ FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */ { /* Erase Page0 */ FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Mark Page1 as valid */ FlashStatus = FLASH_ProgramHalfWord(PAGE1_BASE_ADDRESS, VALID_PAGE); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */ { /* Erase both Page0 and Page1 and set Page0 as valid page */ FlashStatus = EE_Format(); /* If erase/program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } break; case RECEIVE_DATA: if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */ { /* Transfer data from Page1 to Page0 */ for (VarIdx = 0; VarIdx < NumbOfVar; VarIdx++) { if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx]) { x = VarIdx; } if (VarIdx != x) { /* Read the last variables' updates */ ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar); /* In case variable corresponding to the virtual address was found */ if (ReadStatus != 0x1) { /* Transfer the variable to the Page0 */ EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar); /* If program operation was failed, a Flash error code is returned */ if (EepromStatus != FLASH_COMPLETE) { return EepromStatus; } } } } /* Mark Page0 as valid */ FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Erase Page1 */ FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */ { /* Erase Page1 */ FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Mark Page0 as valid */ FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } else /* Invalid state -> format eeprom */ { /* Erase both Page0 and Page1 and set Page0 as valid page */ FlashStatus = EE_Format(); /* If erase/program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } break; case VALID_PAGE: if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */ { /* Erase both Page0 and Page1 and set Page0 as valid page */ FlashStatus = EE_Format(); /* If erase/program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */ { /* Erase Page1 */ FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } else /* Page0 valid, Page1 receive */ { /* Transfer data from Page0 to Page1 */ for (VarIdx = 0; VarIdx < NumbOfVar; VarIdx++) { if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx]) { x = VarIdx; } if (VarIdx != x) { /* Read the last variables' updates */ ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar); /* In case variable corresponding to the virtual address was found */ if (ReadStatus != 0x1) { /* Transfer the variable to the Page1 */ EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar); /* If program operation was failed, a Flash error code is returned */ if (EepromStatus != FLASH_COMPLETE) { return EepromStatus; } } } } /* Mark Page1 as valid */ FlashStatus = FLASH_ProgramHalfWord(PAGE1_BASE_ADDRESS, VALID_PAGE); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Erase Page0 */ FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } } break; default: /* Any other state -> format eeprom */ /* Erase both Page0 and Page1 and set Page0 as valid page */ FlashStatus = EE_Format(); /* If erase/program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } break; } return FLASH_COMPLETE; } /** * @brief Returns the last stored variable data, if found, which correspond to * the passed virtual address * @param VirtAddress: Variable virtual address * @param Data: Global variable contains the read variable value * @retval Success or error status: * - 0: if variable was found * - 1: if the variable was not found * - NO_VALID_PAGE: if no valid page was found. */ uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data) { uint16_t ValidPage = PAGE0; uint16_t AddressValue = 0x5555, ReadStatus = 1; uint32_t Address = 0x08010000, PageStartAddress = 0x08010000; /* Get active Page for read operation */ ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE); /* Check if there is no valid page */ if (ValidPage == NO_VALID_PAGE) { return NO_VALID_PAGE; } /* Get the valid Page start Address */ PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE)); /* Get the valid Page end Address */ Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE)); /* Check each active page address starting from end */ while (Address > (PageStartAddress + 2)) { /* Get the current location content to be compared with virtual address */ AddressValue = (*(__IO uint16_t*)Address); /* Compare the read address with the virtual address */ if (AddressValue == VirtAddress) { /* Get content of Address-2 which is variable value */ *Data = (*(__IO uint16_t*)(Address - 2)); /* In case variable value is read, reset ReadStatus flag */ ReadStatus = 0; break; } else { /* Next address location */ Address = Address - 4; } } /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */ return ReadStatus; } /** * @brief Writes/upadtes variable data in EEPROM. * @param VirtAddress: Variable virtual address * @param Data: 16 bit data to be written * @retval Success or error status: * - FLASH_COMPLETE: on success * - PAGE_FULL: if valid page is full * - NO_VALID_PAGE: if no valid page was found * - Flash error code: on write Flash error */ uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data) { uint16_t Status = 0; /* Write the variable virtual address and value in the EEPROM */ Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data); /* In case the EEPROM active page is full */ if (Status == PAGE_FULL) { /* Perform Page transfer */ Status = EE_PageTransfer(VirtAddress, Data); } /* Return last operation status */ return Status; } /** * @brief Erases PAGE0 and PAGE1 and writes VALID_PAGE header to PAGE0 * @param None * @retval Status of the last operation (Flash write or erase) done during * EEPROM formating */ static FLASH_Status EE_Format(void) { FLASH_Status FlashStatus = FLASH_COMPLETE; /* Erase Page0 */ FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */ FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Erase Page1 */ FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS); /* Return Page1 erase operation status */ return FlashStatus; } /** * @brief Find valid Page for write or read operation * @param Operation: operation to achieve on the valid page. * This parameter can be one of the following values: * @arg READ_FROM_VALID_PAGE: read operation from valid page * @arg WRITE_IN_VALID_PAGE: write operation from valid page * @retval Valid page number (PAGE0 or PAGE1) or NO_VALID_PAGE in case * of no valid page was found */ static uint16_t EE_FindValidPage(uint8_t Operation) { uint16_t PageStatus0 = 6, PageStatus1 = 6; /* Get Page0 actual status */ PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS); /* Get Page1 actual status */ PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS); /* Write or read operation */ switch (Operation) { case WRITE_IN_VALID_PAGE: /* ---- Write operation ---- */ if (PageStatus1 == VALID_PAGE) { /* Page0 receiving data */ if (PageStatus0 == RECEIVE_DATA) { return PAGE0; /* Page0 valid */ } else { return PAGE1; /* Page1 valid */ } } else if (PageStatus0 == VALID_PAGE) { /* Page1 receiving data */ if (PageStatus1 == RECEIVE_DATA) { return PAGE1; /* Page1 valid */ } else { return PAGE0; /* Page0 valid */ } } else { return NO_VALID_PAGE; /* No valid Page */ } case READ_FROM_VALID_PAGE: /* ---- Read operation ---- */ if (PageStatus0 == VALID_PAGE) { return PAGE0; /* Page0 valid */ } else if (PageStatus1 == VALID_PAGE) { return PAGE1; /* Page1 valid */ } else { return NO_VALID_PAGE ; /* No valid Page */ } default: return PAGE0; /* Page0 valid */ } } /** * @brief Verify if active page is full and Writes variable in EEPROM. * @param VirtAddress: 16 bit virtual address of the variable * @param Data: 16 bit data to be written as variable value * @retval Success or error status: * - FLASH_COMPLETE: on success * - PAGE_FULL: if valid page is full * - NO_VALID_PAGE: if no valid page was found * - Flash error code: on write Flash error */ static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data) { FLASH_Status FlashStatus = FLASH_COMPLETE; uint16_t ValidPage = PAGE0; uint32_t Address = 0x08010000, PageEndAddress = 0x080107FF; /* Get valid Page for write operation */ ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE); /* Check if there is no valid page */ if (ValidPage == NO_VALID_PAGE) { return NO_VALID_PAGE; } /* Get the valid Page start Address */ Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE)); /* Get the valid Page end Address */ PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE)); /* Check each active page address starting from begining */ while (Address < PageEndAddress) { /* Verify if Address and Address+2 contents are 0xFFFFFFFF */ if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF) { /* Set variable data */ FlashStatus = FLASH_ProgramHalfWord(Address, Data); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Set variable virtual address */ FlashStatus = FLASH_ProgramHalfWord(Address + 2, VirtAddress); /* Return program operation status */ return FlashStatus; } else { /* Next address location */ Address = Address + 4; } } /* Return PAGE_FULL in case the valid page is full */ return PAGE_FULL; } /** * @brief Transfers last updated variables data from the full Page to * an empty one. * @param VirtAddress: 16 bit virtual address of the variable * @param Data: 16 bit data to be written as variable value * @retval Success or error status: * - FLASH_COMPLETE: on success * - PAGE_FULL: if valid page is full * - NO_VALID_PAGE: if no valid page was found * - Flash error code: on write Flash error */ static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data) { FLASH_Status FlashStatus = FLASH_COMPLETE; uint32_t NewPageAddress = 0x080103FF, OldPageAddress = 0x08010000; uint16_t ValidPage = PAGE0, VarIdx = 0; uint16_t EepromStatus = 0, ReadStatus = 0; /* Get active Page for read operation */ ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE); if (ValidPage == PAGE1) /* Page1 valid */ { /* New page address where variable will be moved to */ NewPageAddress = PAGE0_BASE_ADDRESS; /* Old page address where variable will be taken from */ OldPageAddress = PAGE1_BASE_ADDRESS; } else if (ValidPage == PAGE0) /* Page0 valid */ { /* New page address where variable will be moved to */ NewPageAddress = PAGE1_BASE_ADDRESS; /* Old page address where variable will be taken from */ OldPageAddress = PAGE0_BASE_ADDRESS; } else { return NO_VALID_PAGE; /* No valid Page */ } /* Set the new Page status to RECEIVE_DATA status */ FlashStatus = FLASH_ProgramHalfWord(NewPageAddress, RECEIVE_DATA); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Write the variable passed as parameter in the new active page */ EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data); /* If program operation was failed, a Flash error code is returned */ if (EepromStatus != FLASH_COMPLETE) { return EepromStatus; } /* Transfer process: transfer variables from old to the new active page */ for (VarIdx = 0; VarIdx < NumbOfVar; VarIdx++) { if (VirtAddVarTab[VarIdx] != VirtAddress) /* Check each variable except the one passed as parameter */ { /* Read the other last variable updates */ ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar); /* In case variable corresponding to the virtual address was found */ if (ReadStatus != 0x1) { /* Transfer the variable to the new active page */ EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar); /* If program operation was failed, a Flash error code is returned */ if (EepromStatus != FLASH_COMPLETE) { return EepromStatus; } } } } /* Erase the old Page: Set old Page status to ERASED status */ FlashStatus = FLASH_ErasePage(OldPageAddress); /* If erase operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Set new Page status to VALID_PAGE status */ FlashStatus = FLASH_ProgramHalfWord(NewPageAddress, VALID_PAGE); /* If program operation was failed, a Flash error code is returned */ if (FlashStatus != FLASH_COMPLETE) { return FlashStatus; } /* Return last operation flash status */ return FlashStatus; } /** * @} */ /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/src/eeprom.h ================================================ /** ****************************************************************************** * @file EEPROM_Emulation/inc/eeprom.h * @author MCD Application Team * @version V3.1.0 * @date 07/27/2009 * @brief This file contains all the functions prototypes for the EEPROM * emulation firmware library. ****************************************************************************** * @copy * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2009 STMicroelectronics

*/ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __EEPROM_H #define __EEPROM_H /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /* Exported constants --------------------------------------------------------*/ /* Define the STM32F10Xxx Flash page size depending on the used STM32 device */ #if defined (STM32F10X_LD) || defined (STM32F10X_MD) #define PAGE_SIZE (uint16_t)0x400 /* Page size = 1KByte */ #elif defined (STM32F10X_HD) || defined (STM32F10X_CL) #define PAGE_SIZE (uint16_t)0x800 /* Page size = 2KByte */ #endif /* EEPROM start address in Flash */ #define EEPROM_START_ADDRESS ((uint32_t)0x0800F800) /* EEPROM emulation start address: after 64KByte of used Flash memory */ /* Pages 0 and 1 base and end addresses */ #define PAGE0_BASE_ADDRESS ((uint32_t)(EEPROM_START_ADDRESS + 0x000)) #define PAGE0_END_ADDRESS ((uint32_t)(EEPROM_START_ADDRESS + (PAGE_SIZE - 1))) #define PAGE1_BASE_ADDRESS ((uint32_t)(EEPROM_START_ADDRESS + PAGE_SIZE)) #define PAGE1_END_ADDRESS ((uint32_t)(EEPROM_START_ADDRESS + (2 * PAGE_SIZE - 1))) /* Used Flash pages for EEPROM emulation */ #define PAGE0 ((uint16_t)0x0000) #define PAGE1 ((uint16_t)0x0001) /* No valid page define */ #define NO_VALID_PAGE ((uint16_t)0x00AB) /* Page status definitions */ #define ERASED ((uint16_t)0xFFFF) /* PAGE is empty */ #define RECEIVE_DATA ((uint16_t)0xEEEE) /* PAGE is marked to receive data */ #define VALID_PAGE ((uint16_t)0x0000) /* PAGE containing valid data */ /* Valid pages in read and write defines */ #define READ_FROM_VALID_PAGE ((uint8_t)0x00) #define WRITE_IN_VALID_PAGE ((uint8_t)0x01) /* Page full define */ #define PAGE_FULL ((uint8_t)0x80) /* Variables' number */ #define NumbOfVar ((uint8_t)0x03) /* Exported types ------------------------------------------------------------*/ /* Exported macro ------------------------------------------------------------*/ /* Exported functions ------------------------------------------------------- */ uint16_t EE_Init(void); uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data); uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data); #endif /* __EEPROM_H */ /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/src/encoder.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include "encoder.h" #include "usart.h" #include "input.h" #include "pwm.h" #include "hall.h" #include "utils.h" #include "adc.h" #include "math.h" volatile int32_t encoder_count; uint16_t encoder_shaft_pos; //this is the shaft position as encoder counts uint16_t encoder_commutation_pos; //this is shaft position from the beginning of current commuatiton sequence. #ifndef SINUSOID_DRIVE uint8_t encoder_commutation_table[4096]; //20 poles max //8096 PPR max at the moment. #else int16_t sine_table[4096]; //the required length of sine_table is encoder_ppr/number_of_poles, so this allows quite high ppr encoder.. uint16_t commutation_length; //how many encoder steps there are per commutation circle (i.e encoder_ppr/motor_poles) #endif volatile uint16_t encoder_lastCount; //uint16_t findNextEncoderCommutationCNT(int8_t dir); void buildCommutationTable() { uint16_t i; #ifndef SINUSOID_DRIVE for(i=0;iCCR1=i; TIM1->CCR2=i; TIM1->CCR3=i; delay_ms(1); } delay_ms(10); TIM_SetCounter(ENCODER_TIM,0); encoder_count=0; encoder_lastCount=0; encoder_shaft_pos=0; delay_ms(1); TIM1->CCR1=0; TIM1->CCR2=0; TIM1->CCR3=0; } #else void forcedInitialization() { //apply positive voltage (PWM) to phase B and negative to phase C. (Commutation table starts from that position) if(motor_running) return; //TIM_SelectOCxM(TIM1, TIM_Channel_1, TIM_ForcedAction_InActive); TIM_CCxCmd(TIM1, TIM_Channel_1, TIM_CCx_Disable); TIM_CCxNCmd(TIM1, TIM_Channel_1, TIM_CCxN_Disable); TIM_SelectOCxM(TIM1, TIM_Channel_3, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_3, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_3, TIM_CCxN_Enable); TIM_SelectOCxM(TIM1, TIM_Channel_2, TIM_ForcedAction_Active); TIM_CCxNCmd(TIM1, TIM_Channel_2, TIM_CCxN_Enable); uint16_t i; for(i=2000;i<4000;i++) { //increase duty until ADC kicks in if(i>max_duty) { TIM1->CCR1=max_duty; TIM1->CCR2=max_duty; TIM1->CCR3=max_duty; } else { TIM1->CCR1=i; TIM1->CCR2=i; TIM1->CCR3=i; } delay_ms(1); } delay_ms(100); TIM_SetCounter(ENCODER_TIM,0); encoder_count=0; encoder_lastCount=0; encoder_shaft_pos=0; delay_ms(1); pwm_motorStop(); } #endif void initEncoder() { GPIO_InitTypeDef GPIO_InitStructure; RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB, ENABLE); if( ENCODER_TIM==TIM2) { #ifndef ENCODER_TIM2_REMAP RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_Init(GPIOA, &GPIO_InitStructure); #else RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_Init(GPIOA, &GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_Init(GPIOB, &GPIO_InitStructure); RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO,ENABLE); GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE); GPIO_PinRemapConfig(GPIO_PartialRemap1_TIM2, ENABLE); #endif } else { RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4,ENABLE); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_Init(GPIOB, &GPIO_InitStructure); } TIM_DeInit(ENCODER_TIM); TIM_TimeBaseInitTypeDef timerInitStructure; TIM_TimeBaseStructInit(&timerInitStructure); timerInitStructure.TIM_Prescaler = 0; timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up; timerInitStructure.TIM_Period = 0xFFFF; timerInitStructure.TIM_ClockDivision = 0; timerInitStructure.TIM_RepetitionCounter = 0; TIM_TimeBaseInit(ENCODER_TIM, &timerInitStructure); TIM_EncoderInterfaceConfig (ENCODER_TIM, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising); TIM_Cmd(ENCODER_TIM, ENABLE); if(s.commutationMethod == commutationMethod_Encoder) { buildCommutationTable(); forcedInitialization(); } if(s.commutationMethod == commutationMethod_HALL) { encoder_count=0; encoder_lastCount=0; encoder_shaft_pos=0; } } void getEncoderCount() { uint16_t now = ENCODER_TIM->CNT; int16_t delta = (int16_t)(now - encoder_lastCount); encoder_lastCount = now; encoder_count += delta; //encoder_full_rounds = encoder_count / s.encoder_PPR; int16_t shaft_pos_tmp = (encoder_count+ s.commutation_offset ) % s.encoder_PPR; if(shaft_pos_tmp < 0) encoder_shaft_pos = s.encoder_PPR + shaft_pos_tmp; else encoder_shaft_pos = shaft_pos_tmp; #ifdef SINUSOID_DRIVE encoder_commutation_pos = encoder_shaft_pos % commutation_length; #endif } #ifdef SINUSOID_DRIVE uint16_t getCommutationPos(uint8_t phase) { //if driving forward, the commutation must lead the actual position by 90 degrees //if driving backward, the commutation must lag the actual position by 90 degrees int32_t tmp; if(dir) { tmp = (encoder_commutation_pos - commutation_length/4 + commutation_length*phase/3); if (tmp<0) { tmp+=commutation_length; } return (uint16_t)(tmp % commutation_length); } else { tmp= (encoder_commutation_pos + commutation_length/4 + commutation_length*phase/3); if (tmp<0) { tmp+=commutation_length; } return (uint16_t)(tmp % commutation_length); } } #endif ================================================ FILE: firmware/src/encoder.h ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef ENCODER_H_ #define ENCODER_H_ #include "configuration.h" #define ENCODER_TIM TIM2 //#define ENCODER_TIM2_REMAP //with this TIM2 connected to PA15 and PB3 void initEncoder(); void getEncoderCount(); uint16_t findCurrentEncoderCommutationPos(); uint16_t findNextEncoderCommutationPos(int8_t dir); extern volatile servoConfig s; extern volatile int32_t encoder_count; extern uint16_t encoder_shaft_pos; //this is the shaft position as encoder counts extern uint16_t encoder_commutation_pos; //this is shaft position from the beginning of current commuatiton sequence. #ifndef SINUSOID_DRIVE extern uint8_t encoder_commutation_table[4096]; //20 poles max //8096 PPR max at the moment. #else #define SINE_TABLE_MAX 32767 extern int16_t sine_table[4096]; //20 poles max //8096 PPR max at the moment. #endif #endif /* ENCODER_H_ */ ================================================ FILE: firmware/src/hall.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include "hall.h" #include "pwm.h" volatile uint16_t lasthallpos; volatile uint16_t hallpos; void initHALL() { //Hall sensor is connected to TIM4 GPIO_InitTypeDef GPIO_InitStructure; RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB, ENABLE); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; GPIO_Init(GPIOB, &GPIO_InitStructure); lasthallpos = ((GPIO_ReadInputData(GPIOB)>>6) & 0x0007); hallpos = ((GPIO_ReadInputData(GPIOB)>>6) & 0x0007); RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE); TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_TimeBaseStructure.TIM_Prescaler = 126; TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; TIM_TimeBaseStructure.TIM_Period = 65535; TIM_TimeBaseStructure.TIM_ClockDivision = 0; TIM_TimeBaseStructure.TIM_RepetitionCounter = 0; TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure); TIM_SelectHallSensor(TIM4, ENABLE); TIM_SelectInputTrigger(TIM4, TIM_TS_TI1F_ED); TIM_SelectSlaveMode(TIM4, TIM_SlaveMode_Reset); TIM_ICInitTypeDef TIM_ICInitStructure; TIM_ICInitStructure.TIM_Channel = TIM_Channel_1; TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising; // listen to T1, the HallSensorEvent TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_TRC; // Div:1, every edge TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1; // input noise filter (reference manual page 322) TIM_ICInitStructure.TIM_ICFilter = 0xF; TIM_ICInit(TIM4, &TIM_ICInitStructure); TIM_OCInitTypeDef TIM_OCInitStructure; TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2; TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High; TIM_OCInitStructure.TIM_Pulse = BLDC_DELAY; // 1 is no delay; 2000 = 7ms TIM_OC2Init(TIM4, &TIM_OCInitStructure); // clear interrupt flag TIM_ClearFlag(TIM4, TIM_FLAG_CC2); TIM_SelectOutputTrigger(TIM4, TIM_TRGOSource_OC2Ref); TIM_ITConfig(TIM4, TIM_IT_CC1 | TIM_IT_CC2, ENABLE); TIM_Cmd(TIM4, ENABLE); // we use preemption interrupts here, BLDC Bridge switching and // Hall has highest priority NVIC_InitTypeDef NVIC_InitStructure; NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); } void TIM4_IRQHandler(void) { if (TIM_GetITStatus(TIM4, TIM_IT_CC1) != RESET) { TIM_ClearITPendingBit(TIM4, TIM_IT_CC1); // calculate motor speed or else with CCR1 values } else if (TIM_GetITStatus(TIM4, TIM_IT_CC2) != RESET) { #ifndef SINUSOID_DRIVE TIM_ClearITPendingBit(TIM4, TIM_IT_CC2); uint16_t newhallpos = ((GPIO_ReadInputData(GPIOB)>>6) & 0x0007); if (newhallpos == hallpos) return; hallpos = newhallpos; pwm_Commute(hallpos); } else { ; #endif } } ================================================ FILE: firmware/src/hall.h ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef HALL_H_ #define HALL_H_ extern volatile uint16_t lasthallpos; extern volatile uint16_t hallpos; void initHALL(); #endif /* HALL_H_ */ ================================================ FILE: firmware/src/input.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include #include "pwm.h" #include "encoder.h" #include "pid.h" #include "input.h" #include "configuration.h" volatile uint16_t updateCtr; volatile uint16_t motor_running; void initLeds() { RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE); GPIO_InitTypeDef GPIO_InitStructure; //LED0 == ENABLE Led GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; GPIO_Init(GPIOC, &GPIO_InitStructure); //LED1 == ERROR Led GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; GPIO_Init(GPIOC, &GPIO_InitStructure); //LED2 == POWER Led GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; GPIO_Init(GPIOC, &GPIO_InitStructure); } void initStepDirInput() { GPIO_InitTypeDef GPIO_InitStructure; //PA6 as STEP input GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; GPIO_Init(GPIOA, &GPIO_InitStructure); //PA7 as DIR pin GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; GPIO_Init(GPIOA, &GPIO_InitStructure); //PA5 as ENA pin GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; GPIO_Init(GPIOA, &GPIO_InitStructure); GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource6); //STEP pin GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource5); //ENA pin EXTI_InitTypeDef EXTI_initStructure; EXTI_initStructure.EXTI_Line = EXTI_Line6; EXTI_initStructure.EXTI_Mode = EXTI_Mode_Interrupt; if(!is_step_inverted) EXTI_initStructure.EXTI_Trigger = EXTI_Trigger_Rising; else EXTI_initStructure.EXTI_Trigger = EXTI_Trigger_Falling; EXTI_initStructure.EXTI_LineCmd = ENABLE; EXTI_Init(&EXTI_initStructure); EXTI_initStructure.EXTI_Line = EXTI_Line5; EXTI_initStructure.EXTI_Mode = EXTI_Mode_Interrupt; EXTI_initStructure.EXTI_Trigger = EXTI_Trigger_Rising_Falling; EXTI_initStructure.EXTI_LineCmd = ENABLE; EXTI_Init(&EXTI_initStructure); NVIC_InitTypeDef nvicStructure; nvicStructure.NVIC_IRQChannel = EXTI9_5_IRQn; nvicStructure.NVIC_IRQChannelPreemptionPriority = 0; nvicStructure.NVIC_IRQChannelSubPriority = 2; nvicStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&nvicStructure); } void EXTI9_5_IRQHandler() { uint8_t ena,idir; if(EXTI_GetITStatus(EXTI_Line5)!= RESET) { //ENA PIN INTERRUPT if(!is_ena_inverted) ena = GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_5); else ena = (~(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_5)))&1; if(ena && !motor_running) { //enable rose. Start pid_requested_position = encoder_count; //reset the desired position to current. pwm_motorStart(); ENABLE_LED_ON; ERROR_LED_OFF; } else if(!ena && motor_running) { //enable fell. Stop. pwm_motorStop(); ENABLE_LED_OFF; } else if(!ena) { ENABLE_LED_OFF; } EXTI_ClearITPendingBit(EXTI_Line5); } if(EXTI_GetITStatus(EXTI_Line6)!= RESET) { //STEP PIN INTERRUPT if(!is_dir_inverted) idir = GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_7); else idir = (~(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_7)))&1; if(idir) { pid_requested_position+=s.encoder_counts_per_step; } else pid_requested_position-=s.encoder_counts_per_step; EXTI_ClearITPendingBit(EXTI_Line6); } } void initPWMInput() { GPIO_InitTypeDef GPIO_InitStructure; //TIM3 as PWM input GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; GPIO_Init(GPIOA, &GPIO_InitStructure); //PA7 as DIR pin GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; GPIO_Init(GPIOA, &GPIO_InitStructure); //PA5 as ENA pin GPIO_StructInit(&GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; GPIO_Init(GPIOA, &GPIO_InitStructure); EXTI_InitTypeDef EXTI_initStructure; EXTI_initStructure.EXTI_Line = EXTI_Line5; EXTI_initStructure.EXTI_Mode = EXTI_Mode_Interrupt; EXTI_initStructure.EXTI_Trigger = EXTI_Trigger_Rising_Falling; EXTI_initStructure.EXTI_LineCmd = ENABLE; EXTI_Init(&EXTI_initStructure); NVIC_InitTypeDef nvicStructure; nvicStructure.NVIC_IRQChannel = EXTI9_5_IRQn; nvicStructure.NVIC_IRQChannelPreemptionPriority = 0; nvicStructure.NVIC_IRQChannelSubPriority = 2; nvicStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&nvicStructure); RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE); TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_TimeBaseStructInit(&TIM_TimeBaseStructure); TIM_TimeBaseStructure.TIM_Prescaler = 1; TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; TIM_TimeBaseStructure.TIM_Period = 65535; TIM_TimeBaseStructure.TIM_ClockDivision = 0; TIM_TimeBaseStructure.TIM_RepetitionCounter = 0; TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure); TIM_ICInitTypeDef TIM_ICInit; if(!is_step_inverted) TIM_ICInit.TIM_ICPolarity = TIM_ICPolarity_Rising; else TIM_ICInit.TIM_ICPolarity = TIM_ICPolarity_Falling; TIM_ICInit.TIM_ICFilter = 5; TIM_ICInit.TIM_Channel = TIM_Channel_1; TIM_ICInit.TIM_ICPrescaler = TIM_ICPSC_DIV1; TIM_ICInit.TIM_ICSelection = TIM_ICSelection_DirectTI; TIM_PWMIConfig(TIM3, &TIM_ICInit); TIM_CCxCmd(TIM3, TIM_Channel_1, ENABLE); TIM_CCxCmd(TIM3, TIM_Channel_2, ENABLE); TIM_SelectInputTrigger(TIM3,TIM_TS_TI1FP1); TIM_SelectSlaveMode(TIM3, TIM_SlaveMode_Reset); TIM_ITConfig(TIM3, TIM_IT_CC1 | TIM_IT_Update, ENABLE); TIM_Cmd(TIM3,ENABLE); NVIC_InitTypeDef NVIC_InitStructure; NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); } void TIM3_IRQHandler(void) { if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) { if(s.inputMethod==inputMethod_stepDir) { updatePid(); TIM_ClearITPendingBit(TIM3, TIM_IT_Update); } else { TIM_ClearITPendingBit(TIM3, TIM_IT_Update); updateCtr++; if(updateCtr>50) { //pwm_motorStop(); //ERROR_LED_ON; } } } if (TIM_GetITStatus(TIM3, TIM_IT_CC1) != RESET) { uint16_t tim3_dc = TIM3->CCR2; uint16_t tim3_per = TIM3->CCR1; uint16_t DC; if(!is_dir_inverted) dir = GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_7); else dir = (~(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_7)))&1; if(tim3_per>0 && tim3_per>tim3_dc) { DC = ((uint32_t)(BLDC_CHOPPER_PERIOD*tim3_dc)/(uint32_t)tim3_per); } else DC=0; //if(DC extern volatile uint8_t dir; #define POWER_LED_ON GPIO_SetBits(GPIOC, GPIO_Pin_15); #define POWER_LED_OFF GPIO_ResetBits(GPIOC, GPIO_Pin_15); #define ENABLE_LED_ON GPIO_SetBits(GPIOC, GPIO_Pin_13); #define ENABLE_LED_OFF GPIO_ResetBits(GPIOC, GPIO_Pin_13); #define ERROR_LED_ON GPIO_SetBits(GPIOC, GPIO_Pin_14); #define ERROR_LED_OFF GPIO_ResetBits(GPIOC, GPIO_Pin_14); extern volatile uint16_t updateCtr; extern volatile uint16_t motor_running; void initStepDirInput(); void initPWMInput(); void initLeds(); #endif /* INPUT_H_ */ ================================================ FILE: firmware/src/main.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include #include #include #include #include #include "pwm.h" #include "hall.h" #include "adc.h" #include "input.h" #include "encoder.h" #include "pid.h" #include "usart.h" #include "configuration.h" #include "input.h" #include "utils.h" volatile uint8_t dir; volatile servoConfig s; int main() { motor_running=0; updateCtr=0; dir=1; FLASH_Unlock(); getConfig(); #ifdef SINUSOID_DRIVE //sinusoid always needs encoder. s.commutationMethod = commutationMethod_Encoder; #endif initUSART(s.usart_baud); printConfiguration(); systickInit(1000); initPWM(); initADC(); if( s.commutationMethod == commutationMethod_HALL) { initHALL(); } if(s.inputMethod == inputMethod_stepDir) { initStepDirInput(); } else if (s.inputMethod == inputMethod_pwmVelocity) { initPWMInput(); } if(s.inputMethod == inputMethod_stepDir || s.commutationMethod == commutationMethod_Encoder) { initEncoder(); } if(s.inputMethod == inputMethod_stepDir) { initPid(); } initLeds(); POWER_LED_ON; uint8_t ena; //check if ENA is on already at start. If it is, start motor. if(!is_ena_inverted) ena = GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_5); else ena = (~(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_5)))&1; if(ena) { pwm_motorStart(); ENABLE_LED_ON; } //two different types of main loops depending on commutation method if(s.commutationMethod == commutationMethod_Encoder || s.inputMethod == inputMethod_stepDir) { while (1) { getEncoderCount(); #ifdef SINUSOID_DRIVE pwm_setDutyCycle(); #endif #ifndef SINUSOID_DRIVE //check commutation position for trapezoid commutation if done by encoder if(s.commutationMethod == commutationMethod_Encoder && encoder_commutation_pos != encoder_commutation_table[encoder_shaft_pos]) { encoder_commutation_pos = encoder_commutation_table[encoder_shaft_pos]; pwm_Commute(encoder_commutation_pos); } #endif if(serial_stream_enabled && DMA_GetFlagStatus(DMA1_FLAG_TC2) == SET) { //dma transfer is complete usart_send_stream(); } } } else { while(1) { //commutation handled by HALL sensor interrupts in this case pwm_setDutyCycle(); if(serial_stream_enabled && DMA_GetFlagStatus(DMA1_FLAG_TC2) == SET) { //dma transfer is complete usart_send_stream(); } } } } ================================================ FILE: firmware/src/pid.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen Pid loop is based on F103ServoDrive project of Mihai. http://www.cnczone.com/forums/open-source-controller-boards/283428-cnc.html This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include "pid.h" #include "pwm.h" #include "hall.h" #include "encoder.h" #include "input.h" #include "configuration.h" int32_t position_error; int32_t pid_requested_position; int32_t pid_last_requested_position; int32_t pid_last_requested_position_delta; volatile int32_t pid_integrated_error; int32_t pid_prev_position_error; uint32_t max_error; //statistics volatile uint16_t duty; void initPid() { pid_requested_position=encoder_count; pid_integrated_error = 0; pid_prev_position_error =0; //TIM3 used for pid loop timing. RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE); TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_TimeBaseStructure.TIM_Prescaler = 72; //1MHz counter TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; TIM_TimeBaseStructure.TIM_Period = PID_TIM_PERIOD; //4kHz update interval TIM_TimeBaseStructure.TIM_ClockDivision = 0; TIM_TimeBaseStructure.TIM_RepetitionCounter = 0; TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure); TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE); TIM_Cmd(TIM3, ENABLE); NVIC_InitTypeDef NVIC_InitStructure; NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); } //This is called from TIM3 update interrupt. defined in input.c void updatePid() { uint32_t abs_position_error; int32_t position_delta; int32_t position_delta_delta; //getEncoderCount(); //this is dangerous to call from interrupt if (!motor_running) { pid_integrated_error=0; return; } position_error = encoder_count - pid_requested_position; position_delta= pid_requested_position - pid_last_requested_position; position_delta_delta = position_delta - pid_last_requested_position_delta; pid_last_requested_position = pid_requested_position; pid_last_requested_position_delta = position_delta; abs_position_error = abs(position_error); if(abs_position_error < s.pid_deadband) { position_error=0; } else if (position_error > 0) position_error -= s.pid_deadband; else position_error += s.pid_deadband; if(abs_position_error > max_error) max_error = abs_position_error; if (abs_position_error > s.max_error) { pwm_motorStop(); ERROR_LED_ON; return; } //P int32_t output = position_error * s.pid_Kp; //I pid_integrated_error += position_error * s.pid_Ki; if (pid_integrated_error > 400000) pid_integrated_error = 400000; if (pid_integrated_error < -400000) pid_integrated_error = -400000; output += pid_integrated_error; //D output += (position_error - pid_prev_position_error) * s.pid_Kd; pid_prev_position_error = position_error; //FF1 output += position_delta * s.pid_FF1; //FF2 output += position_delta_delta * s.pid_FF2; output /= 100; //provide larger dynamic range for pid. (without this, having pid_Ki = 1 was enough for oscillation. //limit output power if (output > MAX_DUTY) output = MAX_DUTY; if (output < -MAX_DUTY) output = -MAX_DUTY; if(output>0) { dir=0; } else { dir=1; } duty = abs(output); pwm_setDutyCycle(); } ================================================ FILE: firmware/src/pid.h ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen Pid loop is based on F103ServoDrive project of Mihai. http://www.cnczone.com/forums/open-source-controller-boards/283428-cnc.html This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef PID_H_ #define PID_H_ #include "configuration.h" #include void initPid(); void updatePid(); extern volatile servoConfig s; extern int32_t position_error; extern int32_t pid_requested_position; extern int32_t pid_last_requested_position; extern uint32_t pid_max_pos_error; extern int32_t pid_last_requested_position_delta; extern volatile int32_t pid_integrated_error; extern int32_t pid_prev_position_error; extern uint32_t max_error; //statistics extern volatile uint16_t duty; #endif /* PID_H_ */ ================================================ FILE: firmware/src/pwm.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen Original PWM commutation tables and ideas on PWM commutation from a great article in http://www.mikrocontroller.net/articles/STM32_BLDC_Control_with_HALL_Sensor This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include "pwm.h" #include "input.h" #include "hall.h" #include "encoder.h" #include "configuration.h" #include "adc.h" #include "pid.h" #define FALSE 0 #define TRUE 1 volatile uint8_t errorInCommutation; static const uint8_t BLDC_BRIDGE_STATE_BACKWARD[8][6] = // Motor step { { FALSE,FALSE , FALSE,FALSE , FALSE,FALSE }, // //000 { FALSE,FALSE, TRUE,FALSE, FALSE,TRUE }, { TRUE,FALSE, FALSE,TRUE, FALSE,FALSE }, { TRUE,FALSE, FALSE,FALSE, FALSE,TRUE }, { FALSE,TRUE, FALSE,FALSE, TRUE,FALSE }, { FALSE,TRUE, TRUE,FALSE, FALSE,FALSE }, { FALSE,FALSE, FALSE,TRUE, TRUE,FALSE }, { FALSE,FALSE , FALSE,FALSE , FALSE,FALSE }, // //111 }; static const uint8_t BLDC_BRIDGE_STATE_VORWARD[8][6] = // Motor step { { FALSE,FALSE , FALSE,FALSE , FALSE,FALSE }, // 0 //000 { FALSE,FALSE, FALSE,TRUE, TRUE,FALSE }, { FALSE,TRUE, TRUE,FALSE, FALSE,FALSE }, { FALSE,TRUE, FALSE,FALSE, TRUE,FALSE }, { TRUE,FALSE, FALSE,FALSE, FALSE,TRUE }, { TRUE,FALSE, FALSE,TRUE, FALSE,FALSE }, { FALSE,FALSE, TRUE,FALSE, FALSE,TRUE }, { FALSE,FALSE , FALSE,FALSE , FALSE,FALSE }, // 0 //111 }; void UpdatePWMChannels(uint8_t BL1,uint8_t BL2,uint8_t BL3,uint8_t BH1,uint8_t BH2,uint8_t BH3); void initPWM() { GPIO_InitTypeDef GPIO_InitStructure; TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_OCInitTypeDef TIM_OCInitStructure; TIM_BDTRInitTypeDef TIM_BDTRInitStructure; RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB, ENABLE); //initialize Tim1 PWM outputs GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; GPIO_Init(GPIOB, &GPIO_InitStructure); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; GPIO_Init(GPIOA, &GPIO_InitStructure); RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE); // Time Base configuration TIM_TimeBaseStructure.TIM_Prescaler = 0; TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; TIM_TimeBaseStructure.TIM_Period = BLDC_CHOPPER_PERIOD; TIM_TimeBaseStructure.TIM_ClockDivision = 0; TIM_TimeBaseStructure.TIM_RepetitionCounter = 0; TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure); // Channel 1, 2, 3 – set to PWM mode - all 6 outputs TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing; TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable; TIM_OCInitStructure.TIM_Pulse = 0; // initialize to zero output TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High; TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High; TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set; TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set; TIM_OC1Init(TIM1, &TIM_OCInitStructure); TIM_OC2Init(TIM1, &TIM_OCInitStructure); TIM_OC3Init(TIM1, &TIM_OCInitStructure); TIM_OC4Init(TIM1, &TIM_OCInitStructure); //for ADC TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable; TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSIState_Enable; TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF; // DeadTime[ns] = value * (1/SystemCoreFreq) (on 72MHz: 7 is 98ns) TIM_BDTRInitStructure.TIM_DeadTime = BLDC_NOL; TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Enable; //no break functionality TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable; TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_Low; TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure); //Commutation event mapped to TIM4 - We are not using commute event, but interrupt from Hall timer directly to commute. //Not optimal solution? //TIM_SelectInputTrigger(TIM1, TIM_TS_ITR3); TIM_ITConfig(TIM1, TIM_IT_CC4, ENABLE); //adc sampling interrupt NVIC_InitTypeDef NVIC_InitStructure; NVIC_InitStructure.NVIC_IRQChannel = TIM1_CC_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); TIM_Cmd(TIM1, ENABLE); // enable motor timer main output (the bridge signals) TIM_CtrlPWMOutputs(TIM1, ENABLE); pwm_motorStop(); } void TIM1_CC_IRQHandler(void) { if (TIM_GetITStatus(TIM1, TIM_IT_CC4) != RESET) { ADC_SoftwareStartConvCmd(ADC1, ENABLE); TIM_ClearITPendingBit(TIM1, TIM_IT_CC4); } } #ifndef SINUSOID_DRIVE void pwm_setDutyCycle() { static uint8_t prevdir=0; if(!motor_running) return; if(dir!=prevdir) { pwm_InitialBLDCCommutation(); } prevdir=dir; uint16_t d = duty; if(d>MAX_DUTY) d = MAX_DUTY; //this is absolute MAX if(d>max_duty) d = max_duty; //this is maximum set by ADC current limiting TIM1->CCR1 = d; TIM1->CCR2 = d; TIM1->CCR3 = d; TIM1->CCR4 = d>>1; //get the ADC conversion on the half duty cycle. } #else void pwm_setDutyCycle() { if(!motor_running) return; uint16_t pos[3]; pos[0] = getCommutationPos(0); pos[1] = getCommutationPos(1); pos[2] = getCommutationPos(2); uint16_t d = duty; if(d>MAX_DUTY) d = MAX_DUTY; //this is absolute MAX if(d>max_duty) d = max_duty; //this is maximum set by ADC current limiting TIM1->CCR1 = (int32_t)sine_table[pos[0]]*d/SINE_TABLE_MAX+ZERO_DUTY; TIM1->CCR2 = (int32_t)sine_table[pos[1]]*d/SINE_TABLE_MAX+ZERO_DUTY; TIM1->CCR3 = (int32_t)sine_table[pos[2]]*d/SINE_TABLE_MAX+ZERO_DUTY; TIM1->CCR4 = d>>1; //get the ADC conversion on the half duty cycle. } #endif void pwm_motorStart() { motor_running=1; #ifndef SINUSOID_DRIVE pwm_InitialBLDCCommutation(); TIM_ITConfig(TIM4, TIM_IT_CC1 | TIM_IT_CC2, ENABLE); //enable HALL interrupts #else //on sinusoid drive, all channels enabled at once TIM_SelectOCxM(TIM1, TIM_Channel_1, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_1, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_1, TIM_CCxN_Enable); TIM_SelectOCxM(TIM1, TIM_Channel_2, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_2, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_2, TIM_CCxN_Enable); TIM_SelectOCxM(TIM1, TIM_Channel_3, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_3, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_3, TIM_CCxN_Enable); #endif } void pwm_motorStop() { motor_running=0; TIM1->CCR1 = 0; TIM1->CCR2 = 0; TIM1->CCR3 = 0; TIM_CCxCmd(TIM1, TIM_Channel_1, TIM_CCx_Disable); TIM_CCxCmd(TIM1, TIM_Channel_2, TIM_CCx_Disable); TIM_CCxCmd(TIM1, TIM_Channel_3, TIM_CCx_Disable); TIM_CCxNCmd(TIM1, TIM_Channel_1, TIM_CCxN_Disable); TIM_CCxNCmd(TIM1, TIM_Channel_2, TIM_CCxN_Disable); TIM_CCxNCmd(TIM1, TIM_Channel_3, TIM_CCxN_Disable); #ifndef SINUSOID_DRIVE TIM_ITConfig(TIM4, TIM_IT_CC1 | TIM_IT_CC2, DISABLE); //disable HALL interrupts, no commutation! #endif } #ifndef SINUSOID_DRIVE void pwm_InitialBLDCCommutation() { uint16_t newhallpos; if(s.commutationMethod == commutationMethod_HALL) { //this function is called when forced commutation is required, eg when starting or when anomalies are detected. newhallpos = ((GPIO_ReadInputData(GPIOB)>>6) & 0x0007); hallpos = newhallpos; pwm_Commute(hallpos); return; } else { encoder_commutation_pos = encoder_commutation_table[encoder_shaft_pos]; pwm_Commute(encoder_commutation_pos); return; } } void pwm_Commute(uint8_t comm_pos) { uint8_t BH1,BH2,BH3,BL1,BL2,BL3; if(dir) { BH1 = BLDC_BRIDGE_STATE_VORWARD[comm_pos][0]; BL1 = BLDC_BRIDGE_STATE_VORWARD[comm_pos][1]; BH2 = BLDC_BRIDGE_STATE_VORWARD[comm_pos][2]; BL2 = BLDC_BRIDGE_STATE_VORWARD[comm_pos][3]; BH3 = BLDC_BRIDGE_STATE_VORWARD[comm_pos][4]; BL3 = BLDC_BRIDGE_STATE_VORWARD[comm_pos][5]; } else { BH1 = BLDC_BRIDGE_STATE_BACKWARD[comm_pos][0]; BL1 = BLDC_BRIDGE_STATE_BACKWARD[comm_pos][1]; BH2 = BLDC_BRIDGE_STATE_BACKWARD[comm_pos][2]; BL2 = BLDC_BRIDGE_STATE_BACKWARD[comm_pos][3]; BH3 = BLDC_BRIDGE_STATE_BACKWARD[comm_pos][4]; BL3 = BLDC_BRIDGE_STATE_BACKWARD[comm_pos][5]; } UpdatePWMChannels(BL1,BL2,BL3,BH1,BH2,BH3); } void UpdatePWMChannels(uint8_t BL1,uint8_t BL2,uint8_t BL3,uint8_t BH1,uint8_t BH2,uint8_t BH3) { //THIS NEEDS OPTIMIZATION! // **** this is with active freewheeling **** // Bridge FETs for Motor Phase U if (BH1) { // PWM at low side FET of bridge U // active freewheeling at high side FET of bridge U // if low side FET is in PWM off mode then the hide side FET // is ON for active freewheeling. This mode needs correct definition // of dead time otherwise we have shoot-through problems TIM_SelectOCxM(TIM1, TIM_Channel_1, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_1, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_1, TIM_CCxN_Enable); } else { // Low side FET: OFF TIM_CCxCmd(TIM1, TIM_Channel_1, TIM_CCx_Disable); if (BL1){ // High side FET: ON TIM_SelectOCxM(TIM1, TIM_Channel_1, TIM_ForcedAction_Active); TIM_CCxNCmd(TIM1, TIM_Channel_1, TIM_CCxN_Enable); } else { // High side FET: OFF TIM_CCxNCmd(TIM1, TIM_Channel_1, TIM_CCxN_Disable); } } // Bridge FETs for Motor Phase V if (BH2) { TIM_SelectOCxM(TIM1, TIM_Channel_2, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_2, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_2, TIM_CCxN_Enable); } else { TIM_CCxCmd(TIM1, TIM_Channel_2, TIM_CCx_Disable); if (BL2){ TIM_SelectOCxM(TIM1, TIM_Channel_2, TIM_ForcedAction_Active); TIM_CCxNCmd(TIM1, TIM_Channel_2, TIM_CCxN_Enable); } else { TIM_CCxNCmd(TIM1, TIM_Channel_2, TIM_CCxN_Disable); } } // Bridge FETs for Motor Phase W if (BH3) { TIM_SelectOCxM(TIM1, TIM_Channel_3, TIM_OCMode_PWM1); TIM_CCxCmd(TIM1, TIM_Channel_3, TIM_CCx_Enable); TIM_CCxNCmd(TIM1, TIM_Channel_3, TIM_CCxN_Enable); } else { TIM_CCxCmd(TIM1, TIM_Channel_3, TIM_CCx_Disable); if (BL3){ TIM_SelectOCxM(TIM1, TIM_Channel_3, TIM_ForcedAction_Active); TIM_CCxNCmd(TIM1, TIM_Channel_3, TIM_CCxN_Enable); } else { TIM_CCxNCmd(TIM1, TIM_Channel_3, TIM_CCxN_Disable); } } } #endif ================================================ FILE: firmware/src/pwm.h ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef PWM_H #define PWM_H #include "configuration.h" static const uint8_t commutation_sequence[6] = {1,3,2,6,4,5};//{001,011,010,110,100,101} static const uint8_t pos_in_sequence[8] = {0,1,3,2,5,6,4,0}; extern volatile servoConfig s; void enableHallCommutateSignal(); void disableHallCommutateSignal(); void initPWM(); void pwm_BLDCMotorPrepareCommutation(); void pwm_Commute(uint8_t comm_pos); void pwm_InitialBLDCCommutation(); void pwm_setDutyCycle(); void pwm_motorStart(); void pwm_motorStop(); #endif ================================================ FILE: firmware/src/usart.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include #include #include #include #include #include #include "usart.h" #include "pid.h" #include "pwm.h" #include "encoder.h" #include "adc.h" #include "hall.h" #include "configuration.h" char txbuffer[255]; volatile uint8_t serial_stream_enabled; char recvbuffer[255]; uint8_t recvctr; DMA_InitTypeDef DMA_InitStructure; void initUSART(uint16_t baud) { recvctr=0; serial_stream_enabled=0; GPIO_InitTypeDef GPIO_InitStructure; USART_InitTypeDef USART_InitStructure; NVIC_InitTypeDef NVIC_InitStructure; if(USART == USART1) { RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA, ENABLE); GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_Init(GPIOA, &GPIO_InitStructure); GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING; GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 ; GPIO_Init(GPIOA, &GPIO_InitStructure); NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 5; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); } else if(USART==USART3) { RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE); RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB,ENABLE); RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; GPIO_Init(GPIOB, &GPIO_InitStructure); /* Configure USART3_Rx as input floating */ GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING; GPIO_Init(GPIOB, &GPIO_InitStructure); NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn; NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01; NVIC_InitStructure.NVIC_IRQChannelSubPriority = 5; NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; NVIC_Init(&NVIC_InitStructure); } USART_InitStructure.USART_BaudRate = baud*100; USART_InitStructure.USART_WordLength = USART_WordLength_8b; USART_InitStructure.USART_StopBits = USART_StopBits_1; USART_InitStructure.USART_Parity = USART_Parity_No; USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None; USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx; USART_Init(USART, &USART_InitStructure); USART_ITConfig(USART, USART_IT_RXNE, ENABLE); USART_Cmd(USART, ENABLE); //DMA for USART TX! RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE); /* USARTy_Tx_DMA_Channel (triggered by USARTy Tx event) Config */ DMA_DeInit(DMA1_Channel2); DMA_InitStructure.DMA_PeripheralBaseAddr = 0x40004804; DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)txbuffer; DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST; DMA_InitStructure.DMA_BufferSize = 255; DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable; DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable; DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte; DMA_InitStructure.DMA_Mode = DMA_Mode_Normal; DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh; DMA_InitStructure.DMA_M2M = DMA_M2M_Disable; DMA_Init(DMA1_Channel2, &DMA_InitStructure); USART_DMACmd(USART3, USART_DMAReq_Tx, ENABLE); //DMA_Cmd(DMA1_Channel2, ENABLE); } void usart_startDMA(uint16_t len) { DMA_DeInit(DMA1_Channel2); DMA_InitStructure.DMA_PeripheralBaseAddr = 0x40004804; DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)txbuffer; DMA_InitStructure.DMA_BufferSize = len; DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable; DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable; DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; DMA_Init(DMA1_Channel2, &DMA_InitStructure); DMA_Cmd(DMA1_Channel2, ENABLE); } void usart_sendChar(char chr) { USART_SendData(USART, chr); while (USART_GetFlagStatus(USART, USART_FLAG_TXE) == RESET); } void usart_sendStr(char *str) { while (*str != '\0') { usart_sendChar(*str); str ++; } } void usart_send_stream() { // while (DMA_GetFlagStatus(DMA1_FLAG_TC2) == RESET) // { // } uint16_t hall; if (s.commutationMethod == commutationMethod_Encoder) hall = encoder_commutation_pos; else { hall = hallpos; } uint16_t len = sprintf(txbuffer, "STR:%d;%d;%d;%d;%d;%d;%d;%d\r",(int)hall,(int)encoder_count,(int)pid_requested_position,(int)pid_last_requested_position_delta,(int)position_error,(int)ADC_value,(int)TIM1->CCR1,(int)pid_integrated_error); usart_startDMA(len); } void parseUsart() { const char delimiters[] = " "; char *param; char *value; if(strstr(recvbuffer, "STREAM")!=NULL) { strtok(recvbuffer,delimiters); //first param value = strtok(NULL,delimiters); if(strstr(value,"START")) { serial_stream_enabled=1; usart_send_stream(); } else serial_stream_enabled=0; } if(strstr(recvbuffer, "SET")!=NULL) { strtok(recvbuffer,delimiters); //first param param = strtok(NULL,delimiters); value = strtok(NULL,delimiters); if(param!=NULL && value!=NULL) setConfig(param,atoi(value)); } if(strstr(recvbuffer, "SAVE")!=NULL) { usart_sendStr("Saving:\n\r"); printConfiguration(); writeConfig(s); usart_sendStr("SAVE OK\n\r"); } if(strstr(recvbuffer, "GET")!=NULL) { //getConfig(); printConfiguration(); } if(recvctr < 3) { uint16_t len =sprintf(txbuffer, "Count: %d, Hall: %d, error: %d, max_error: %d\n\r",(int)encoder_count, (int)hallpos, (int)position_error, (int)max_error); max_error=0; usart_startDMA(len); } } void serialInterrupt() { char in; if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) { in = (char)USART_ReceiveData(USART3); recvbuffer[recvctr] = in; if(in=='\r') { parseUsart(); recvctr=0; } else { //any received character will stop the stream. serial_stream_enabled=0; recvctr++; } } } void USART3_IRQHandler(void) { serialInterrupt(); } void USART1_IRQHandler(void) { serialInterrupt(); } ================================================ FILE: firmware/src/usart.h ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef USART_H_ #define USART_H_ #include "configuration.h" #define USART USART3 void initUSART(uint16_t baud); void usart_sendChar(char chr); void usart_sendStr(char *str); void usart_send_stream(); extern volatile servoConfig s; extern char txbuffer[255]; extern volatile uint8_t serial_stream_enabled; #endif /* USART_H_ */ ================================================ FILE: firmware/src/utils.c ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. The systick based delay_ms was learned from http://www.micromouseonline.com/2016/02/02/systick-configuration-made-easy-on-the-stm32/ Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #include "utils.h" #include #include #include void systickInit (uint16_t frequency) { RCC_ClocksTypeDef RCC_Clocks; RCC_GetClocksFreq (&RCC_Clocks); (void) SysTick_Config (RCC_Clocks.HCLK_Frequency / frequency); } static volatile uint32_t ticks; void SysTick_Handler (void) { ticks++; } uint32_t millis (void) { return ticks; } void delay_ms (uint32_t t) { uint32_t start, end; start = millis(); end = start + t; if (start < end) { while ( (millis() >= start) && (millis() < end)) { }; } } /* void delay_ms(const uint32_t ms) { uint32_t ms2 = ms*STM32_CLOCK_HZ / 1000 / STM32_CYCLES_PER_LOOP; asm volatile(" mov r0, %[ms2] \n\t" "loop: subs r0, #1 \n\t" " bhi loop \n\t" : : [ms2] "r" (ms2) : "r0"); } */ ================================================ FILE: firmware/src/utils.h ================================================ /* bldc-drive Cheap and simple brushless DC motor driver designed for CNC applications using STM32 microcontroller. Copyright (C) 2015 Pekka Roivainen This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef UTILS_H_ #define UTILS_H_ #include #include #define STM32_CLOCK_HZ 72000000UL #define STM32_CYCLES_PER_LOOP 6 // This will need tweaking or calculating void systickInit (uint16_t frequency); void delay_ms(const uint32_t ms); #endif /* UTILS_H_ */ ================================================ FILE: firmware/system/include/arm/semihosting.h ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // #ifndef ARM_SEMIHOSTING_H_ #define ARM_SEMIHOSTING_H_ // ---------------------------------------------------------------------------- // Semihosting operations. enum OperationNumber { // Regular operations SEMIHOSTING_EnterSVC = 0x17, SEMIHOSTING_ReportException = 0x18, SEMIHOSTING_SYS_CLOSE = 0x02, SEMIHOSTING_SYS_CLOCK = 0x10, SEMIHOSTING_SYS_ELAPSED = 0x30, SEMIHOSTING_SYS_ERRNO = 0x13, SEMIHOSTING_SYS_FLEN = 0x0C, SEMIHOSTING_SYS_GET_CMDLINE = 0x15, SEMIHOSTING_SYS_HEAPINFO = 0x16, SEMIHOSTING_SYS_ISERROR = 0x08, SEMIHOSTING_SYS_ISTTY = 0x09, SEMIHOSTING_SYS_OPEN = 0x01, SEMIHOSTING_SYS_READ = 0x06, SEMIHOSTING_SYS_READC = 0x07, SEMIHOSTING_SYS_REMOVE = 0x0E, SEMIHOSTING_SYS_RENAME = 0x0F, SEMIHOSTING_SYS_SEEK = 0x0A, SEMIHOSTING_SYS_SYSTEM = 0x12, SEMIHOSTING_SYS_TICKFREQ = 0x31, SEMIHOSTING_SYS_TIME = 0x11, SEMIHOSTING_SYS_TMPNAM = 0x0D, SEMIHOSTING_SYS_WRITE = 0x05, SEMIHOSTING_SYS_WRITEC = 0x03, SEMIHOSTING_SYS_WRITE0 = 0x04, // Codes returned by SEMIHOSTING_ReportException ADP_Stopped_ApplicationExit = ((2 << 16) + 38), ADP_Stopped_RunTimeError = ((2 << 16) + 35), }; // ---------------------------------------------------------------------------- // SWI numbers and reason codes for RDI (Angel) monitors. #define AngelSWI_ARM 0x123456 #ifdef __thumb__ #define AngelSWI 0xAB #else #define AngelSWI AngelSWI_ARM #endif // For thumb only architectures use the BKPT instruction instead of SWI. #if defined(__ARM_ARCH_7M__) \ || defined(__ARM_ARCH_7EM__) \ || defined(__ARM_ARCH_6M__) #define AngelSWIInsn "bkpt" #define AngelSWIAsm bkpt #else #define AngelSWIInsn "swi" #define AngelSWIAsm swi #endif static inline int __attribute__ ((always_inline)) call_host (int reason, void* arg) { int value; asm volatile ( " mov r0, %[rsn] \n" " mov r1, %[arg] \n" " " AngelSWIInsn " %[swi] \n" " mov %[val], r0" : [val] "=r" (value) /* Outputs */ : [rsn] "r" (reason), [arg] "r" (arg), [swi] "i" (AngelSWI) /* Inputs */ : "r0", "r1", "r2", "r3", "ip", "lr", "memory", "cc" // Clobbers r0 and r1, and lr if in supervisor mode ); // Accordingly to page 13-77 of ARM DUI 0040D other registers // can also be clobbered. Some memory positions may also be // changed by a system call, so they should not be kept in // registers. Note: we are assuming the manual is right and // Angel is respecting the APCS. return value; } // ---------------------------------------------------------------------------- // Function used in _exit() to return the status code as Angel exception. static inline void __attribute__ ((always_inline,noreturn)) report_exception (int reason) { call_host (SEMIHOSTING_ReportException, (void*) reason); for (;;) ; } // ---------------------------------------------------------------------------- #endif // ARM_SEMIHOSTING_H_ ================================================ FILE: firmware/system/include/cmsis/README_CMSIS.txt ================================================ * ------------------------------------------------------------------- * Copyright (C) 2011-2014 ARM Limited. All rights reserved. * * Date: 17 February 2014 * Revision: V4.00 * * Project: Cortex Microcontroller Software Interface Standard (CMSIS) * Title: Release Note for CMSIS * * ------------------------------------------------------------------- These files are the CMSIS Core Support and CMSIS DSP Include Files. To save space, from the complete ARM package (CMSIS-SP-00300-r4p0-00rel0.zip) only the CMSIS/Include folder was used here. ================================================ FILE: firmware/system/include/cmsis/README_DEVICE.txt ================================================ The stm32f10x.h and system_stm32f10x.h files are from stsw-stm32054.zip, the folder: STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x The cmsis_device.h is added for convenience. ================================================ FILE: firmware/system/include/cmsis/arm_common_tables.h ================================================ /* ---------------------------------------------------------------------- * Copyright (C) 2010-2013 ARM Limited. All rights reserved. * * $Date: 16. October 2013 * $Revision: V1.4.2 * * Project: CMSIS DSP Library * Title: arm_common_tables.h * * Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions * * Target Processor: Cortex-M4/Cortex-M3 * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * - Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * - Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in * the documentation and/or other materials provided with the * distribution. * - Neither the name of ARM LIMITED nor the names of its contributors * may be used to endorse or promote products derived from this * software without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE * POSSIBILITY OF SUCH DAMAGE. * -------------------------------------------------------------------- */ #ifndef _ARM_COMMON_TABLES_H #define _ARM_COMMON_TABLES_H #include "arm_math.h" extern const uint16_t armBitRevTable[1024]; extern const q15_t armRecipTableQ15[64]; extern const q31_t armRecipTableQ31[64]; extern const q31_t realCoefAQ31[1024]; extern const q31_t realCoefBQ31[1024]; extern const float32_t twiddleCoef_16[32]; extern const float32_t twiddleCoef_32[64]; extern const float32_t twiddleCoef_64[128]; extern const float32_t twiddleCoef_128[256]; extern const float32_t twiddleCoef_256[512]; extern const float32_t twiddleCoef_512[1024]; extern const float32_t twiddleCoef_1024[2048]; extern const float32_t twiddleCoef_2048[4096]; extern const float32_t twiddleCoef_4096[8192]; #define twiddleCoef twiddleCoef_4096 extern const q31_t twiddleCoefQ31[6144]; extern const q15_t twiddleCoefQ15[6144]; extern const float32_t twiddleCoef_rfft_32[32]; extern const float32_t twiddleCoef_rfft_64[64]; extern const float32_t twiddleCoef_rfft_128[128]; extern const float32_t twiddleCoef_rfft_256[256]; extern const float32_t twiddleCoef_rfft_512[512]; extern const float32_t twiddleCoef_rfft_1024[1024]; extern const float32_t twiddleCoef_rfft_2048[2048]; extern const float32_t twiddleCoef_rfft_4096[4096]; #define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20 ) #define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48 ) #define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56 ) #define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 ) #define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 ) #define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 ) #define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800) #define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808) #define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032) extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH]; extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH]; /* Tables for Fast Math Sine and Cosine */ extern const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1]; extern const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1]; extern const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1]; #endif /* ARM_COMMON_TABLES_H */ ================================================ FILE: firmware/system/include/cmsis/arm_const_structs.h ================================================ /* ---------------------------------------------------------------------- * Copyright (C) 2010-2013 ARM Limited. All rights reserved. * * $Date: 16. October 2013 * $Revision: V1.4.2 * * Project: CMSIS DSP Library * Title: arm_const_structs.h * * Description: This file has constant structs that are initialized for * user convenience. For example, some can be given as * arguments to the arm_cfft_f32() function. * * Target Processor: Cortex-M4/Cortex-M3 * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * - Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * - Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in * the documentation and/or other materials provided with the * distribution. * - Neither the name of ARM LIMITED nor the names of its contributors * may be used to endorse or promote products derived from this * software without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE * POSSIBILITY OF SUCH DAMAGE. * -------------------------------------------------------------------- */ #ifndef _ARM_CONST_STRUCTS_H #define _ARM_CONST_STRUCTS_H #include "arm_math.h" #include "arm_common_tables.h" extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048; extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096; #endif ================================================ FILE: firmware/system/include/cmsis/arm_math.h ================================================ /* ---------------------------------------------------------------------- * Copyright (C) 2010-2014 ARM Limited. All rights reserved. * * $Date: 20. February 2014 * $Revision: V1.4.2 * * Project: CMSIS DSP Library * Title: arm_math.h * * Description: Public header file for CMSIS DSP Library * * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0 * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * - Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * - Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in * the documentation and/or other materials provided with the * distribution. * - Neither the name of ARM LIMITED nor the names of its contributors * may be used to endorse or promote products derived from this * software without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE * POSSIBILITY OF SUCH DAMAGE. * -------------------------------------------------------------------- */ /** \mainpage CMSIS DSP Software Library * * Introduction * * This user manual describes the CMSIS DSP software library, * a suite of common signal processing functions for use on Cortex-M processor based devices. * * The library is divided into a number of functions each covering a specific category: * - Basic math functions * - Fast math functions * - Complex math functions * - Filters * - Matrix functions * - Transforms * - Motor control functions * - Statistical functions * - Support functions * - Interpolation functions * * The library has separate functions for operating on 8-bit integers, 16-bit integers, * 32-bit integer and 32-bit floating-point values. * * Using the Library * * The library installer contains prebuilt versions of the libraries in the Lib folder. * - arm_cortexM4lf_math.lib (Little endian and Floating Point Unit on Cortex-M4) * - arm_cortexM4bf_math.lib (Big endian and Floating Point Unit on Cortex-M4) * - arm_cortexM4l_math.lib (Little endian on Cortex-M4) * - arm_cortexM4b_math.lib (Big endian on Cortex-M4) * - arm_cortexM3l_math.lib (Little endian on Cortex-M3) * - arm_cortexM3b_math.lib (Big endian on Cortex-M3) * - arm_cortexM0l_math.lib (Little endian on Cortex-M0) * - arm_cortexM0b_math.lib (Big endian on Cortex-M3) * * The library functions are declared in the public file arm_math.h which is placed in the Include folder. * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single * public header file arm_math.h for Cortex-M4/M3/M0 with little endian and big endian. Same header file will be used for floating point unit(FPU) variants. * Define the appropriate pre processor MACRO ARM_MATH_CM4 or ARM_MATH_CM3 or * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application. * * Examples * * The library ships with a number of examples which demonstrate how to use the library functions. * * Toolchain Support * * The library has been developed and tested with MDK-ARM version 4.60. * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly. * * Building the Library * * The library installer contains a project file to re build libraries on MDK-ARM Tool chain in the CMSIS\\DSP_Lib\\Source\\ARM folder. * - arm_cortexM_math.uvproj * * * The libraries can be built by opening the arm_cortexM_math.uvproj project in MDK-ARM, selecting a specific target, and defining the optional pre processor MACROs detailed above. * * Pre-processor Macros * * Each library project have differant pre-processor macros. * * - UNALIGNED_SUPPORT_DISABLE: * * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory access * * - ARM_MATH_BIG_ENDIAN: * * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets. * * - ARM_MATH_MATRIX_CHECK: * * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices * * - ARM_MATH_ROUNDING: * * Define macro ARM_MATH_ROUNDING for rounding on support functions * * - ARM_MATH_CMx: * * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for building library on Cortex-M3 target * and ARM_MATH_CM0 for building library on cortex-M0 target, ARM_MATH_CM0PLUS for building library on cortex-M0+ target. * * - __FPU_PRESENT: * * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for M4bf and M4lf libraries * * Copyright Notice * * Copyright (C) 2010-2013 ARM Limited. All rights reserved. */ /** * @defgroup groupMath Basic Math Functions */ /** * @defgroup groupFastMath Fast Math Functions * This set of functions provides a fast approximation to sine, cosine, and square root. * As compared to most of the other functions in the CMSIS math library, the fast math functions * operate on individual values and not arrays. * There are separate functions for Q15, Q31, and floating-point data. * */ /** * @defgroup groupCmplxMath Complex Math Functions * This set of functions operates on complex data vectors. * The data in the complex arrays is stored in an interleaved fashion * (real, imag, real, imag, ...). * In the API functions, the number of samples in a complex array refers * to the number of complex values; the array contains twice this number of * real values. */ /** * @defgroup groupFilters Filtering Functions */ /** * @defgroup groupMatrix Matrix Functions * * This set of functions provides basic matrix math operations. * The functions operate on matrix data structures. For example, * the type * definition for the floating-point matrix structure is shown * below: * 
 *     typedef struct
 *     {
 *       uint16_t numRows;     // number of rows of the matrix.
 *       uint16_t numCols;     // number of columns of the matrix.
 *       float32_t *pData;     // points to the data of the matrix.
 *     } arm_matrix_instance_f32;
 *
* There are similar definitions for Q15 and Q31 data types. * * The structure specifies the size of the matrix and then points to * an array of data. The array is of size numRows X numCols * and the values are arranged in row order. That is, the * matrix element (i, j) is stored at: * 
 *     pData[i*numCols + j]
 *
* * \par Init Functions * There is an associated initialization function for each type of matrix * data structure. * The initialization function sets the values of the internal structure fields. * Refer to the function arm_mat_init_f32(), arm_mat_init_q31() * and arm_mat_init_q15() for floating-point, Q31 and Q15 types, respectively. * * \par * Use of the initialization function is optional. However, if initialization function is used * then the instance structure cannot be placed into a const data section. * To place the instance structure in a const data * section, manually initialize the data structure. For example: * 
 * arm_matrix_instance_f32 S = {nRows, nColumns, pData};
 * arm_matrix_instance_q31 S = {nRows, nColumns, pData};
 * arm_matrix_instance_q15 S = {nRows, nColumns, pData};
 *
* where nRows specifies the number of rows, nColumns * specifies the number of columns, and pData points to the * data array. * * \par Size Checking * By default all of the matrix functions perform size checking on the input and * output matrices. For example, the matrix addition function verifies that the * two input matrices and the output matrix all have the same number of rows and * columns. If the size check fails the functions return: * 
 *     ARM_MATH_SIZE_MISMATCH
 *
* Otherwise the functions return * 
 *     ARM_MATH_SUCCESS
 *
* There is some overhead associated with this matrix size checking. * The matrix size checking is enabled via the \#define * 
 *     ARM_MATH_MATRIX_CHECK
 *
* within the library project settings. By default this macro is defined * and size checking is enabled. By changing the project settings and * undefining this macro size checking is eliminated and the functions * run a bit faster. With size checking disabled the functions always * return ARM_MATH_SUCCESS. */ /** * @defgroup groupTransforms Transform Functions */ /** * @defgroup groupController Controller Functions */ /** * @defgroup groupStats Statistics Functions */ /** * @defgroup groupSupport Support Functions */ /** * @defgroup groupInterpolation Interpolation Functions * These functions perform 1- and 2-dimensional interpolation of data. * Linear interpolation is used for 1-dimensional data and * bilinear interpolation is used for 2-dimensional data. */ /** * @defgroup groupExamples Examples */ #ifndef _ARM_MATH_H #define _ARM_MATH_H #define __CMSIS_GENERIC /* disable NVIC and Systick functions */ #if defined (ARM_MATH_CM4) #include "core_cm4.h" #elif defined (ARM_MATH_CM3) #include "core_cm3.h" #elif defined (ARM_MATH_CM0) #include "core_cm0.h" #define ARM_MATH_CM0_FAMILY #elif defined (ARM_MATH_CM0PLUS) #include "core_cm0plus.h" #define ARM_MATH_CM0_FAMILY #else #include "ARMCM4.h" #warning "Define either ARM_MATH_CM4 OR ARM_MATH_CM3...By Default building on ARM_MATH_CM4....." #endif #undef __CMSIS_GENERIC /* enable NVIC and Systick functions */ #include "string.h" #include "math.h" #ifdef __cplusplus extern "C" { #endif /** * @brief Macros required for reciprocal calculation in Normalized LMS */ #define DELTA_Q31 (0x100) #define DELTA_Q15 0x5 #define INDEX_MASK 0x0000003F #ifndef PI #define PI 3.14159265358979f #endif /** * @brief Macros required for SINE and COSINE Fast math approximations */ #define FAST_MATH_TABLE_SIZE 512 #define FAST_MATH_Q31_SHIFT (32 - 10) #define FAST_MATH_Q15_SHIFT (16 - 10) #define CONTROLLER_Q31_SHIFT (32 - 9) #define TABLE_SIZE 256 #define TABLE_SPACING_Q31 0x400000 #define TABLE_SPACING_Q15 0x80 /** * @brief Macros required for SINE and COSINE Controller functions */ /* 1.31(q31) Fixed value of 2/360 */ /* -1 to +1 is divided into 360 values so total spacing is (2/360) */ #define INPUT_SPACING 0xB60B61 /** * @brief Macro for Unaligned Support */ #ifndef UNALIGNED_SUPPORT_DISABLE #define ALIGN4 #else #if defined (__GNUC__) #define ALIGN4 __attribute__((aligned(4))) #else #define ALIGN4 __align(4) #endif #endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */ /** * @brief Error status returned by some functions in the library. */ typedef enum { ARM_MATH_SUCCESS = 0, /**< No error */ ARM_MATH_ARGUMENT_ERROR = -1, /**< One or more arguments are incorrect */ ARM_MATH_LENGTH_ERROR = -2, /**< Length of data buffer is incorrect */ ARM_MATH_SIZE_MISMATCH = -3, /**< Size of matrices is not compatible with the operation. */ ARM_MATH_NANINF = -4, /**< Not-a-number (NaN) or infinity is generated */ ARM_MATH_SINGULAR = -5, /**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. */ ARM_MATH_TEST_FAILURE = -6 /**< Test Failed */ } arm_status; /** * @brief 8-bit fractional data type in 1.7 format. */ typedef int8_t q7_t; /** * @brief 16-bit fractional data type in 1.15 format. */ typedef int16_t q15_t; /** * @brief 32-bit fractional data type in 1.31 format. */ typedef int32_t q31_t; /** * @brief 64-bit fractional data type in 1.63 format. */ typedef int64_t q63_t; /** * @brief 32-bit floating-point type definition. */ typedef float float32_t; /** * @brief 64-bit floating-point type definition. */ typedef double float64_t; /** * @brief definition to read/write two 16 bit values. */ #if defined __CC_ARM #define __SIMD32_TYPE int32_t __packed #define CMSIS_UNUSED __attribute__((unused)) #elif defined __ICCARM__ #define CMSIS_UNUSED #define __SIMD32_TYPE int32_t __packed #elif defined __GNUC__ #define __SIMD32_TYPE int32_t #define CMSIS_UNUSED __attribute__((unused)) #elif defined __CSMC__ /* Cosmic */ #define CMSIS_UNUSED #define __SIMD32_TYPE int32_t #else #error Unknown compiler #endif #define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr)) #define __SIMD32_CONST(addr) ((__SIMD32_TYPE *)(addr)) #define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE *) (addr)) #define __SIMD64(addr) (*(int64_t **) & (addr)) #if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) /** * @brief definition to pack two 16 bit values. */ #define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | \ (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) ) #define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | \ (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) ) #endif /** * @brief definition to pack four 8 bit values. */ #ifndef ARM_MATH_BIG_ENDIAN #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | \ (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | \ (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \ (((int32_t)(v3) << 24) & (int32_t)0xFF000000) ) #else #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) << 0) & (int32_t)0x000000FF) | \ (((int32_t)(v2) << 8) & (int32_t)0x0000FF00) | \ (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \ (((int32_t)(v0) << 24) & (int32_t)0xFF000000) ) #endif /** * @brief Clips Q63 to Q31 values. */ static __INLINE q31_t clip_q63_to_q31( q63_t x) { return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x; } /** * @brief Clips Q63 to Q15 values. */ static __INLINE q15_t clip_q63_to_q15( q63_t x) { return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15); } /** * @brief Clips Q31 to Q7 values. */ static __INLINE q7_t clip_q31_to_q7( q31_t x) { return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ? ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x; } /** * @brief Clips Q31 to Q15 values. */ static __INLINE q15_t clip_q31_to_q15( q31_t x) { return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ? ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x; } /** * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format. */ static __INLINE q63_t mult32x64( q63_t x, q31_t y) { return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) + (((q63_t) (x >> 32) * y))); } #if defined (ARM_MATH_CM0_FAMILY) && defined ( __CC_ARM ) #define __CLZ __clz #endif #if defined (ARM_MATH_CM0_FAMILY) && ((defined (__ICCARM__)) ||(defined (__GNUC__)) || defined (__TASKING__) ) static __INLINE uint32_t __CLZ( q31_t data); static __INLINE uint32_t __CLZ( q31_t data) { uint32_t count = 0; uint32_t mask = 0x80000000; while((data & mask) == 0) { count += 1u; mask = mask >> 1u; } return (count); } #endif /** * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type. */ static __INLINE uint32_t arm_recip_q31( q31_t in, q31_t * dst, q31_t * pRecipTable) { uint32_t out, tempVal; uint32_t index, i; uint32_t signBits; if(in > 0) { signBits = __CLZ(in) - 1; } else { signBits = __CLZ(-in) - 1; } /* Convert input sample to 1.31 format */ in = in << signBits; /* calculation of index for initial approximated Val */ index = (uint32_t) (in >> 24u); index = (index & INDEX_MASK); /* 1.31 with exp 1 */ out = pRecipTable[index]; /* calculation of reciprocal value */ /* running approximation for two iterations */ for (i = 0u; i < 2u; i++) { tempVal = (q31_t) (((q63_t) in * out) >> 31u); tempVal = 0x7FFFFFFF - tempVal; /* 1.31 with exp 1 */ //out = (q31_t) (((q63_t) out * tempVal) >> 30u); out = (q31_t) clip_q63_to_q31(((q63_t) out * tempVal) >> 30u); } /* write output */ *dst = out; /* return num of signbits of out = 1/in value */ return (signBits + 1u); } /** * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type. */ static __INLINE uint32_t arm_recip_q15( q15_t in, q15_t * dst, q15_t * pRecipTable) { uint32_t out = 0, tempVal = 0; uint32_t index = 0, i = 0; uint32_t signBits = 0; if(in > 0) { signBits = __CLZ(in) - 17; } else { signBits = __CLZ(-in) - 17; } /* Convert input sample to 1.15 format */ in = in << signBits; /* calculation of index for initial approximated Val */ index = in >> 8; index = (index & INDEX_MASK); /* 1.15 with exp 1 */ out = pRecipTable[index]; /* calculation of reciprocal value */ /* running approximation for two iterations */ for (i = 0; i < 2; i++) { tempVal = (q15_t) (((q31_t) in * out) >> 15); tempVal = 0x7FFF - tempVal; /* 1.15 with exp 1 */ out = (q15_t) (((q31_t) out * tempVal) >> 14); } /* write output */ *dst = out; /* return num of signbits of out = 1/in value */ return (signBits + 1); } /* * @brief C custom defined intrinisic function for only M0 processors */ #if defined(ARM_MATH_CM0_FAMILY) static __INLINE q31_t __SSAT( q31_t x, uint32_t y) { int32_t posMax, negMin; uint32_t i; posMax = 1; for (i = 0; i < (y - 1); i++) { posMax = posMax * 2; } if(x > 0) { posMax = (posMax - 1); if(x > posMax) { x = posMax; } } else { negMin = -posMax; if(x < negMin) { x = negMin; } } return (x); } #endif /* end of ARM_MATH_CM0_FAMILY */ /* * @brief C custom defined intrinsic function for M3 and M0 processors */ #if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) /* * @brief C custom defined QADD8 for M3 and M0 processors */ static __INLINE q31_t __QADD8( q31_t x, q31_t y) { q31_t sum; q7_t r, s, t, u; r = (q7_t) x; s = (q7_t) y; r = __SSAT((q31_t) (r + s), 8); s = __SSAT(((q31_t) (((x << 16) >> 24) + ((y << 16) >> 24))), 8); t = __SSAT(((q31_t) (((x << 8) >> 24) + ((y << 8) >> 24))), 8); u = __SSAT(((q31_t) ((x >> 24) + (y >> 24))), 8); sum = (((q31_t) u << 24) & 0xFF000000) | (((q31_t) t << 16) & 0x00FF0000) | (((q31_t) s << 8) & 0x0000FF00) | (r & 0x000000FF); return sum; } /* * @brief C custom defined QSUB8 for M3 and M0 processors */ static __INLINE q31_t __QSUB8( q31_t x, q31_t y) { q31_t sum; q31_t r, s, t, u; r = (q7_t) x; s = (q7_t) y; r = __SSAT((r - s), 8); s = __SSAT(((q31_t) (((x << 16) >> 24) - ((y << 16) >> 24))), 8) << 8; t = __SSAT(((q31_t) (((x << 8) >> 24) - ((y << 8) >> 24))), 8) << 16; u = __SSAT(((q31_t) ((x >> 24) - (y >> 24))), 8) << 24; sum = (u & 0xFF000000) | (t & 0x00FF0000) | (s & 0x0000FF00) | (r & 0x000000FF); return sum; } /* * @brief C custom defined QADD16 for M3 and M0 processors */ /* * @brief C custom defined QADD16 for M3 and M0 processors */ static __INLINE q31_t __QADD16( q31_t x, q31_t y) { q31_t sum; q31_t r, s; r = (q15_t) x; s = (q15_t) y; r = __SSAT(r + s, 16); s = __SSAT(((q31_t) ((x >> 16) + (y >> 16))), 16) << 16; sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); return sum; } /* * @brief C custom defined SHADD16 for M3 and M0 processors */ static __INLINE q31_t __SHADD16( q31_t x, q31_t y) { q31_t sum; q31_t r, s; r = (q15_t) x; s = (q15_t) y; r = ((r >> 1) + (s >> 1)); s = ((q31_t) ((x >> 17) + (y >> 17))) << 16; sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); return sum; } /* * @brief C custom defined QSUB16 for M3 and M0 processors */ static __INLINE q31_t __QSUB16( q31_t x, q31_t y) { q31_t sum; q31_t r, s; r = (q15_t) x; s = (q15_t) y; r = __SSAT(r - s, 16); s = __SSAT(((q31_t) ((x >> 16) - (y >> 16))), 16) << 16; sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); return sum; } /* * @brief C custom defined SHSUB16 for M3 and M0 processors */ static __INLINE q31_t __SHSUB16( q31_t x, q31_t y) { q31_t diff; q31_t r, s; r = (q15_t) x; s = (q15_t) y; r = ((r >> 1) - (s >> 1)); s = (((x >> 17) - (y >> 17)) << 16); diff = (s & 0xFFFF0000) | (r & 0x0000FFFF); return diff; } /* * @brief C custom defined QASX for M3 and M0 processors */ static __INLINE q31_t __QASX( q31_t x, q31_t y) { q31_t sum = 0; sum = ((sum + clip_q31_to_q15((q31_t) ((q15_t) (x >> 16) + (q15_t) y))) << 16) + clip_q31_to_q15((q31_t) ((q15_t) x - (q15_t) (y >> 16))); return sum; } /* * @brief C custom defined SHASX for M3 and M0 processors */ static __INLINE q31_t __SHASX( q31_t x, q31_t y) { q31_t sum; q31_t r, s; r = (q15_t) x; s = (q15_t) y; r = ((r >> 1) - (y >> 17)); s = (((x >> 17) + (s >> 1)) << 16); sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); return sum; } /* * @brief C custom defined QSAX for M3 and M0 processors */ static __INLINE q31_t __QSAX( q31_t x, q31_t y) { q31_t sum = 0; sum = ((sum + clip_q31_to_q15((q31_t) ((q15_t) (x >> 16) - (q15_t) y))) << 16) + clip_q31_to_q15((q31_t) ((q15_t) x + (q15_t) (y >> 16))); return sum; } /* * @brief C custom defined SHSAX for M3 and M0 processors */ static __INLINE q31_t __SHSAX( q31_t x, q31_t y) { q31_t sum; q31_t r, s; r = (q15_t) x; s = (q15_t) y; r = ((r >> 1) + (y >> 17)); s = (((x >> 17) - (s >> 1)) << 16); sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); return sum; } /* * @brief C custom defined SMUSDX for M3 and M0 processors */ static __INLINE q31_t __SMUSDX( q31_t x, q31_t y) { return ((q31_t) (((q15_t) x * (q15_t) (y >> 16)) - ((q15_t) (x >> 16) * (q15_t) y))); } /* * @brief C custom defined SMUADX for M3 and M0 processors */ static __INLINE q31_t __SMUADX( q31_t x, q31_t y) { return ((q31_t) (((q15_t) x * (q15_t) (y >> 16)) + ((q15_t) (x >> 16) * (q15_t) y))); } /* * @brief C custom defined QADD for M3 and M0 processors */ static __INLINE q31_t __QADD( q31_t x, q31_t y) { return clip_q63_to_q31((q63_t) x + y); } /* * @brief C custom defined QSUB for M3 and M0 processors */ static __INLINE q31_t __QSUB( q31_t x, q31_t y) { return clip_q63_to_q31((q63_t) x - y); } /* * @brief C custom defined SMLAD for M3 and M0 processors */ static __INLINE q31_t __SMLAD( q31_t x, q31_t y, q31_t sum) { return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); } /* * @brief C custom defined SMLADX for M3 and M0 processors */ static __INLINE q31_t __SMLADX( q31_t x, q31_t y, q31_t sum) { return (sum + ((q15_t) (x >> 16) * (q15_t) (y)) + ((q15_t) x * (q15_t) (y >> 16))); } /* * @brief C custom defined SMLSDX for M3 and M0 processors */ static __INLINE q31_t __SMLSDX( q31_t x, q31_t y, q31_t sum) { return (sum - ((q15_t) (x >> 16) * (q15_t) (y)) + ((q15_t) x * (q15_t) (y >> 16))); } /* * @brief C custom defined SMLALD for M3 and M0 processors */ static __INLINE q63_t __SMLALD( q31_t x, q31_t y, q63_t sum) { return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); } /* * @brief C custom defined SMLALDX for M3 and M0 processors */ static __INLINE q63_t __SMLALDX( q31_t x, q31_t y, q63_t sum) { return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16)); } /* * @brief C custom defined SMUAD for M3 and M0 processors */ static __INLINE q31_t __SMUAD( q31_t x, q31_t y) { return (((x >> 16) * (y >> 16)) + (((x << 16) >> 16) * ((y << 16) >> 16))); } /* * @brief C custom defined SMUSD for M3 and M0 processors */ static __INLINE q31_t __SMUSD( q31_t x, q31_t y) { return (-((x >> 16) * (y >> 16)) + (((x << 16) >> 16) * ((y << 16) >> 16))); } /* * @brief C custom defined SXTB16 for M3 and M0 processors */ static __INLINE q31_t __SXTB16( q31_t x) { return ((((x << 24) >> 24) & 0x0000FFFF) | (((x << 8) >> 8) & 0xFFFF0000)); } #endif /* defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) */ /** * @brief Instance structure for the Q7 FIR filter. */ typedef struct { uint16_t numTaps; /**< number of filter coefficients in the filter. */ q7_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ } arm_fir_instance_q7; /** * @brief Instance structure for the Q15 FIR filter. */ typedef struct { uint16_t numTaps; /**< number of filter coefficients in the filter. */ q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ } arm_fir_instance_q15; /** * @brief Instance structure for the Q31 FIR filter. */ typedef struct { uint16_t numTaps; /**< number of filter coefficients in the filter. */ q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ } arm_fir_instance_q31; /** * @brief Instance structure for the floating-point FIR filter. */ typedef struct { uint16_t numTaps; /**< number of filter coefficients in the filter. */ float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ } arm_fir_instance_f32; /** * @brief Processing function for the Q7 FIR filter. * @param[in] *S points to an instance of the Q7 FIR filter structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_q7( const arm_fir_instance_q7 * S, q7_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q7 FIR filter. * @param[in,out] *S points to an instance of the Q7 FIR structure. * @param[in] numTaps Number of filter coefficients in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of samples that are processed. * @return none */ void arm_fir_init_q7( arm_fir_instance_q7 * S, uint16_t numTaps, q7_t * pCoeffs, q7_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q15 FIR filter. * @param[in] *S points to an instance of the Q15 FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_q15( const arm_fir_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. * @param[in] *S points to an instance of the Q15 FIR filter structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_fast_q15( const arm_fir_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q15 FIR filter. * @param[in,out] *S points to an instance of the Q15 FIR filter structure. * @param[in] numTaps Number of filter coefficients in the filter. Must be even and greater than or equal to 4. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of samples that are processed at a time. * @return The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_ARGUMENT_ERROR if * numTaps is not a supported value. */ arm_status arm_fir_init_q15( arm_fir_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q31 FIR filter. * @param[in] *S points to an instance of the Q31 FIR filter structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_q31( const arm_fir_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. * @param[in] *S points to an instance of the Q31 FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_fast_q31( const arm_fir_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q31 FIR filter. * @param[in,out] *S points to an instance of the Q31 FIR structure. * @param[in] numTaps Number of filter coefficients in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of samples that are processed at a time. * @return none. */ void arm_fir_init_q31( arm_fir_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize); /** * @brief Processing function for the floating-point FIR filter. * @param[in] *S points to an instance of the floating-point FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_f32( const arm_fir_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point FIR filter. * @param[in,out] *S points to an instance of the floating-point FIR filter structure. * @param[in] numTaps Number of filter coefficients in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of samples that are processed at a time. * @return none. */ void arm_fir_init_f32( arm_fir_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize); /** * @brief Instance structure for the Q15 Biquad cascade filter. */ typedef struct { int8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ q15_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ q15_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ int8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ } arm_biquad_casd_df1_inst_q15; /** * @brief Instance structure for the Q31 Biquad cascade filter. */ typedef struct { uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ q31_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ q31_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ uint8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ } arm_biquad_casd_df1_inst_q31; /** * @brief Instance structure for the floating-point Biquad cascade filter. */ typedef struct { uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ float32_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ float32_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ } arm_biquad_casd_df1_inst_f32; /** * @brief Processing function for the Q15 Biquad cascade filter. * @param[in] *S points to an instance of the Q15 Biquad cascade structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cascade_df1_q15( const arm_biquad_casd_df1_inst_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q15 Biquad cascade filter. * @param[in,out] *S points to an instance of the Q15 Biquad cascade structure. * @param[in] numStages number of 2nd order stages in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format * @return none */ void arm_biquad_cascade_df1_init_q15( arm_biquad_casd_df1_inst_q15 * S, uint8_t numStages, q15_t * pCoeffs, q15_t * pState, int8_t postShift); /** * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. * @param[in] *S points to an instance of the Q15 Biquad cascade structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cascade_df1_fast_q15( const arm_biquad_casd_df1_inst_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Processing function for the Q31 Biquad cascade filter * @param[in] *S points to an instance of the Q31 Biquad cascade structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cascade_df1_q31( const arm_biquad_casd_df1_inst_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. * @param[in] *S points to an instance of the Q31 Biquad cascade structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cascade_df1_fast_q31( const arm_biquad_casd_df1_inst_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q31 Biquad cascade filter. * @param[in,out] *S points to an instance of the Q31 Biquad cascade structure. * @param[in] numStages number of 2nd order stages in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format * @return none */ void arm_biquad_cascade_df1_init_q31( arm_biquad_casd_df1_inst_q31 * S, uint8_t numStages, q31_t * pCoeffs, q31_t * pState, int8_t postShift); /** * @brief Processing function for the floating-point Biquad cascade filter. * @param[in] *S points to an instance of the floating-point Biquad cascade structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cascade_df1_f32( const arm_biquad_casd_df1_inst_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point Biquad cascade filter. * @param[in,out] *S points to an instance of the floating-point Biquad cascade structure. * @param[in] numStages number of 2nd order stages in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @return none */ void arm_biquad_cascade_df1_init_f32( arm_biquad_casd_df1_inst_f32 * S, uint8_t numStages, float32_t * pCoeffs, float32_t * pState); /** * @brief Instance structure for the floating-point matrix structure. */ typedef struct { uint16_t numRows; /**< number of rows of the matrix. */ uint16_t numCols; /**< number of columns of the matrix. */ float32_t *pData; /**< points to the data of the matrix. */ } arm_matrix_instance_f32; /** * @brief Instance structure for the Q15 matrix structure. */ typedef struct { uint16_t numRows; /**< number of rows of the matrix. */ uint16_t numCols; /**< number of columns of the matrix. */ q15_t *pData; /**< points to the data of the matrix. */ } arm_matrix_instance_q15; /** * @brief Instance structure for the Q31 matrix structure. */ typedef struct { uint16_t numRows; /**< number of rows of the matrix. */ uint16_t numCols; /**< number of columns of the matrix. */ q31_t *pData; /**< points to the data of the matrix. */ } arm_matrix_instance_q31; /** * @brief Floating-point matrix addition. * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_add_f32( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst); /** * @brief Q15 matrix addition. * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_add_q15( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst); /** * @brief Q31 matrix addition. * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_add_q31( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst); /** * @brief Floating-point, complex, matrix multiplication. * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_cmplx_mult_f32( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst); /** * @brief Q15, complex, matrix multiplication. * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_cmplx_mult_q15( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pScratch); /** * @brief Q31, complex, matrix multiplication. * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_cmplx_mult_q31( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst); /** * @brief Floating-point matrix transpose. * @param[in] *pSrc points to the input matrix * @param[out] *pDst points to the output matrix * @return The function returns either ARM_MATH_SIZE_MISMATCH * or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_trans_f32( const arm_matrix_instance_f32 * pSrc, arm_matrix_instance_f32 * pDst); /** * @brief Q15 matrix transpose. * @param[in] *pSrc points to the input matrix * @param[out] *pDst points to the output matrix * @return The function returns either ARM_MATH_SIZE_MISMATCH * or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_trans_q15( const arm_matrix_instance_q15 * pSrc, arm_matrix_instance_q15 * pDst); /** * @brief Q31 matrix transpose. * @param[in] *pSrc points to the input matrix * @param[out] *pDst points to the output matrix * @return The function returns either ARM_MATH_SIZE_MISMATCH * or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_trans_q31( const arm_matrix_instance_q31 * pSrc, arm_matrix_instance_q31 * pDst); /** * @brief Floating-point matrix multiplication * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_mult_f32( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst); /** * @brief Q15 matrix multiplication * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @param[in] *pState points to the array for storing intermediate results * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_mult_q15( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pState); /** * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @param[in] *pState points to the array for storing intermediate results * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_mult_fast_q15( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pState); /** * @brief Q31 matrix multiplication * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_mult_q31( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst); /** * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_mult_fast_q31( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst); /** * @brief Floating-point matrix subtraction * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_sub_f32( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst); /** * @brief Q15 matrix subtraction * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_sub_q15( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst); /** * @brief Q31 matrix subtraction * @param[in] *pSrcA points to the first input matrix structure * @param[in] *pSrcB points to the second input matrix structure * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_sub_q31( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst); /** * @brief Floating-point matrix scaling. * @param[in] *pSrc points to the input matrix * @param[in] scale scale factor * @param[out] *pDst points to the output matrix * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_scale_f32( const arm_matrix_instance_f32 * pSrc, float32_t scale, arm_matrix_instance_f32 * pDst); /** * @brief Q15 matrix scaling. * @param[in] *pSrc points to input matrix * @param[in] scaleFract fractional portion of the scale factor * @param[in] shift number of bits to shift the result by * @param[out] *pDst points to output matrix * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_scale_q15( const arm_matrix_instance_q15 * pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 * pDst); /** * @brief Q31 matrix scaling. * @param[in] *pSrc points to input matrix * @param[in] scaleFract fractional portion of the scale factor * @param[in] shift number of bits to shift the result by * @param[out] *pDst points to output matrix structure * @return The function returns either * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. */ arm_status arm_mat_scale_q31( const arm_matrix_instance_q31 * pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 * pDst); /** * @brief Q31 matrix initialization. * @param[in,out] *S points to an instance of the floating-point matrix structure. * @param[in] nRows number of rows in the matrix. * @param[in] nColumns number of columns in the matrix. * @param[in] *pData points to the matrix data array. * @return none */ void arm_mat_init_q31( arm_matrix_instance_q31 * S, uint16_t nRows, uint16_t nColumns, q31_t * pData); /** * @brief Q15 matrix initialization. * @param[in,out] *S points to an instance of the floating-point matrix structure. * @param[in] nRows number of rows in the matrix. * @param[in] nColumns number of columns in the matrix. * @param[in] *pData points to the matrix data array. * @return none */ void arm_mat_init_q15( arm_matrix_instance_q15 * S, uint16_t nRows, uint16_t nColumns, q15_t * pData); /** * @brief Floating-point matrix initialization. * @param[in,out] *S points to an instance of the floating-point matrix structure. * @param[in] nRows number of rows in the matrix. * @param[in] nColumns number of columns in the matrix. * @param[in] *pData points to the matrix data array. * @return none */ void arm_mat_init_f32( arm_matrix_instance_f32 * S, uint16_t nRows, uint16_t nColumns, float32_t * pData); /** * @brief Instance structure for the Q15 PID Control. */ typedef struct { q15_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ #ifdef ARM_MATH_CM0_FAMILY q15_t A1; q15_t A2; #else q31_t A1; /**< The derived gain A1 = -Kp - 2Kd | Kd.*/ #endif q15_t state[3]; /**< The state array of length 3. */ q15_t Kp; /**< The proportional gain. */ q15_t Ki; /**< The integral gain. */ q15_t Kd; /**< The derivative gain. */ } arm_pid_instance_q15; /** * @brief Instance structure for the Q31 PID Control. */ typedef struct { q31_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ q31_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ q31_t A2; /**< The derived gain, A2 = Kd . */ q31_t state[3]; /**< The state array of length 3. */ q31_t Kp; /**< The proportional gain. */ q31_t Ki; /**< The integral gain. */ q31_t Kd; /**< The derivative gain. */ } arm_pid_instance_q31; /** * @brief Instance structure for the floating-point PID Control. */ typedef struct { float32_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ float32_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ float32_t A2; /**< The derived gain, A2 = Kd . */ float32_t state[3]; /**< The state array of length 3. */ float32_t Kp; /**< The proportional gain. */ float32_t Ki; /**< The integral gain. */ float32_t Kd; /**< The derivative gain. */ } arm_pid_instance_f32; /** * @brief Initialization function for the floating-point PID Control. * @param[in,out] *S points to an instance of the PID structure. * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. * @return none. */ void arm_pid_init_f32( arm_pid_instance_f32 * S, int32_t resetStateFlag); /** * @brief Reset function for the floating-point PID Control. * @param[in,out] *S is an instance of the floating-point PID Control structure * @return none */ void arm_pid_reset_f32( arm_pid_instance_f32 * S); /** * @brief Initialization function for the Q31 PID Control. * @param[in,out] *S points to an instance of the Q15 PID structure. * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. * @return none. */ void arm_pid_init_q31( arm_pid_instance_q31 * S, int32_t resetStateFlag); /** * @brief Reset function for the Q31 PID Control. * @param[in,out] *S points to an instance of the Q31 PID Control structure * @return none */ void arm_pid_reset_q31( arm_pid_instance_q31 * S); /** * @brief Initialization function for the Q15 PID Control. * @param[in,out] *S points to an instance of the Q15 PID structure. * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. * @return none. */ void arm_pid_init_q15( arm_pid_instance_q15 * S, int32_t resetStateFlag); /** * @brief Reset function for the Q15 PID Control. * @param[in,out] *S points to an instance of the q15 PID Control structure * @return none */ void arm_pid_reset_q15( arm_pid_instance_q15 * S); /** * @brief Instance structure for the floating-point Linear Interpolate function. */ typedef struct { uint32_t nValues; /**< nValues */ float32_t x1; /**< x1 */ float32_t xSpacing; /**< xSpacing */ float32_t *pYData; /**< pointer to the table of Y values */ } arm_linear_interp_instance_f32; /** * @brief Instance structure for the floating-point bilinear interpolation function. */ typedef struct { uint16_t numRows; /**< number of rows in the data table. */ uint16_t numCols; /**< number of columns in the data table. */ float32_t *pData; /**< points to the data table. */ } arm_bilinear_interp_instance_f32; /** * @brief Instance structure for the Q31 bilinear interpolation function. */ typedef struct { uint16_t numRows; /**< number of rows in the data table. */ uint16_t numCols; /**< number of columns in the data table. */ q31_t *pData; /**< points to the data table. */ } arm_bilinear_interp_instance_q31; /** * @brief Instance structure for the Q15 bilinear interpolation function. */ typedef struct { uint16_t numRows; /**< number of rows in the data table. */ uint16_t numCols; /**< number of columns in the data table. */ q15_t *pData; /**< points to the data table. */ } arm_bilinear_interp_instance_q15; /** * @brief Instance structure for the Q15 bilinear interpolation function. */ typedef struct { uint16_t numRows; /**< number of rows in the data table. */ uint16_t numCols; /**< number of columns in the data table. */ q7_t *pData; /**< points to the data table. */ } arm_bilinear_interp_instance_q7; /** * @brief Q7 vector multiplication. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_mult_q7( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize); /** * @brief Q15 vector multiplication. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_mult_q15( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize); /** * @brief Q31 vector multiplication. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_mult_q31( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize); /** * @brief Floating-point vector multiplication. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_mult_f32( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize); /** * @brief Instance structure for the Q15 CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ q15_t *pTwiddle; /**< points to the Sin twiddle factor table. */ uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ } arm_cfft_radix2_instance_q15; arm_status arm_cfft_radix2_init_q15( arm_cfft_radix2_instance_q15 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag); void arm_cfft_radix2_q15( const arm_cfft_radix2_instance_q15 * S, q15_t * pSrc); /** * @brief Instance structure for the Q15 CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ q15_t *pTwiddle; /**< points to the twiddle factor table. */ uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ } arm_cfft_radix4_instance_q15; arm_status arm_cfft_radix4_init_q15( arm_cfft_radix4_instance_q15 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag); void arm_cfft_radix4_q15( const arm_cfft_radix4_instance_q15 * S, q15_t * pSrc); /** * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ q31_t *pTwiddle; /**< points to the Twiddle factor table. */ uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ } arm_cfft_radix2_instance_q31; arm_status arm_cfft_radix2_init_q31( arm_cfft_radix2_instance_q31 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag); void arm_cfft_radix2_q31( const arm_cfft_radix2_instance_q31 * S, q31_t * pSrc); /** * @brief Instance structure for the Q31 CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ q31_t *pTwiddle; /**< points to the twiddle factor table. */ uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ } arm_cfft_radix4_instance_q31; void arm_cfft_radix4_q31( const arm_cfft_radix4_instance_q31 * S, q31_t * pSrc); arm_status arm_cfft_radix4_init_q31( arm_cfft_radix4_instance_q31 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag); /** * @brief Instance structure for the floating-point CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ float32_t *pTwiddle; /**< points to the Twiddle factor table. */ uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ float32_t onebyfftLen; /**< value of 1/fftLen. */ } arm_cfft_radix2_instance_f32; /* Deprecated */ arm_status arm_cfft_radix2_init_f32( arm_cfft_radix2_instance_f32 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag); /* Deprecated */ void arm_cfft_radix2_f32( const arm_cfft_radix2_instance_f32 * S, float32_t * pSrc); /** * @brief Instance structure for the floating-point CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ float32_t *pTwiddle; /**< points to the Twiddle factor table. */ uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ float32_t onebyfftLen; /**< value of 1/fftLen. */ } arm_cfft_radix4_instance_f32; /* Deprecated */ arm_status arm_cfft_radix4_init_f32( arm_cfft_radix4_instance_f32 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag); /* Deprecated */ void arm_cfft_radix4_f32( const arm_cfft_radix4_instance_f32 * S, float32_t * pSrc); /** * @brief Instance structure for the floating-point CFFT/CIFFT function. */ typedef struct { uint16_t fftLen; /**< length of the FFT. */ const float32_t *pTwiddle; /**< points to the Twiddle factor table. */ const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ uint16_t bitRevLength; /**< bit reversal table length. */ } arm_cfft_instance_f32; void arm_cfft_f32( const arm_cfft_instance_f32 * S, float32_t * p1, uint8_t ifftFlag, uint8_t bitReverseFlag); /** * @brief Instance structure for the Q15 RFFT/RIFFT function. */ typedef struct { uint32_t fftLenReal; /**< length of the real FFT. */ uint32_t fftLenBy2; /**< length of the complex FFT. */ uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ q15_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ q15_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ } arm_rfft_instance_q15; arm_status arm_rfft_init_q15( arm_rfft_instance_q15 * S, arm_cfft_radix4_instance_q15 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag); void arm_rfft_q15( const arm_rfft_instance_q15 * S, q15_t * pSrc, q15_t * pDst); /** * @brief Instance structure for the Q31 RFFT/RIFFT function. */ typedef struct { uint32_t fftLenReal; /**< length of the real FFT. */ uint32_t fftLenBy2; /**< length of the complex FFT. */ uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ q31_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ q31_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ } arm_rfft_instance_q31; arm_status arm_rfft_init_q31( arm_rfft_instance_q31 * S, arm_cfft_radix4_instance_q31 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag); void arm_rfft_q31( const arm_rfft_instance_q31 * S, q31_t * pSrc, q31_t * pDst); /** * @brief Instance structure for the floating-point RFFT/RIFFT function. */ typedef struct { uint32_t fftLenReal; /**< length of the real FFT. */ uint16_t fftLenBy2; /**< length of the complex FFT. */ uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ float32_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ float32_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ } arm_rfft_instance_f32; arm_status arm_rfft_init_f32( arm_rfft_instance_f32 * S, arm_cfft_radix4_instance_f32 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag); void arm_rfft_f32( const arm_rfft_instance_f32 * S, float32_t * pSrc, float32_t * pDst); /** * @brief Instance structure for the floating-point RFFT/RIFFT function. */ typedef struct { arm_cfft_instance_f32 Sint; /**< Internal CFFT structure. */ uint16_t fftLenRFFT; /**< length of the real sequence */ float32_t * pTwiddleRFFT; /**< Twiddle factors real stage */ } arm_rfft_fast_instance_f32 ; arm_status arm_rfft_fast_init_f32 ( arm_rfft_fast_instance_f32 * S, uint16_t fftLen); void arm_rfft_fast_f32( arm_rfft_fast_instance_f32 * S, float32_t * p, float32_t * pOut, uint8_t ifftFlag); /** * @brief Instance structure for the floating-point DCT4/IDCT4 function. */ typedef struct { uint16_t N; /**< length of the DCT4. */ uint16_t Nby2; /**< half of the length of the DCT4. */ float32_t normalize; /**< normalizing factor. */ float32_t *pTwiddle; /**< points to the twiddle factor table. */ float32_t *pCosFactor; /**< points to the cosFactor table. */ arm_rfft_instance_f32 *pRfft; /**< points to the real FFT instance. */ arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ } arm_dct4_instance_f32; /** * @brief Initialization function for the floating-point DCT4/IDCT4. * @param[in,out] *S points to an instance of floating-point DCT4/IDCT4 structure. * @param[in] *S_RFFT points to an instance of floating-point RFFT/RIFFT structure. * @param[in] *S_CFFT points to an instance of floating-point CFFT/CIFFT structure. * @param[in] N length of the DCT4. * @param[in] Nby2 half of the length of the DCT4. * @param[in] normalize normalizing factor. * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported transform length. */ arm_status arm_dct4_init_f32( arm_dct4_instance_f32 * S, arm_rfft_instance_f32 * S_RFFT, arm_cfft_radix4_instance_f32 * S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize); /** * @brief Processing function for the floating-point DCT4/IDCT4. * @param[in] *S points to an instance of the floating-point DCT4/IDCT4 structure. * @param[in] *pState points to state buffer. * @param[in,out] *pInlineBuffer points to the in-place input and output buffer. * @return none. */ void arm_dct4_f32( const arm_dct4_instance_f32 * S, float32_t * pState, float32_t * pInlineBuffer); /** * @brief Instance structure for the Q31 DCT4/IDCT4 function. */ typedef struct { uint16_t N; /**< length of the DCT4. */ uint16_t Nby2; /**< half of the length of the DCT4. */ q31_t normalize; /**< normalizing factor. */ q31_t *pTwiddle; /**< points to the twiddle factor table. */ q31_t *pCosFactor; /**< points to the cosFactor table. */ arm_rfft_instance_q31 *pRfft; /**< points to the real FFT instance. */ arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ } arm_dct4_instance_q31; /** * @brief Initialization function for the Q31 DCT4/IDCT4. * @param[in,out] *S points to an instance of Q31 DCT4/IDCT4 structure. * @param[in] *S_RFFT points to an instance of Q31 RFFT/RIFFT structure * @param[in] *S_CFFT points to an instance of Q31 CFFT/CIFFT structure * @param[in] N length of the DCT4. * @param[in] Nby2 half of the length of the DCT4. * @param[in] normalize normalizing factor. * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. */ arm_status arm_dct4_init_q31( arm_dct4_instance_q31 * S, arm_rfft_instance_q31 * S_RFFT, arm_cfft_radix4_instance_q31 * S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize); /** * @brief Processing function for the Q31 DCT4/IDCT4. * @param[in] *S points to an instance of the Q31 DCT4 structure. * @param[in] *pState points to state buffer. * @param[in,out] *pInlineBuffer points to the in-place input and output buffer. * @return none. */ void arm_dct4_q31( const arm_dct4_instance_q31 * S, q31_t * pState, q31_t * pInlineBuffer); /** * @brief Instance structure for the Q15 DCT4/IDCT4 function. */ typedef struct { uint16_t N; /**< length of the DCT4. */ uint16_t Nby2; /**< half of the length of the DCT4. */ q15_t normalize; /**< normalizing factor. */ q15_t *pTwiddle; /**< points to the twiddle factor table. */ q15_t *pCosFactor; /**< points to the cosFactor table. */ arm_rfft_instance_q15 *pRfft; /**< points to the real FFT instance. */ arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ } arm_dct4_instance_q15; /** * @brief Initialization function for the Q15 DCT4/IDCT4. * @param[in,out] *S points to an instance of Q15 DCT4/IDCT4 structure. * @param[in] *S_RFFT points to an instance of Q15 RFFT/RIFFT structure. * @param[in] *S_CFFT points to an instance of Q15 CFFT/CIFFT structure. * @param[in] N length of the DCT4. * @param[in] Nby2 half of the length of the DCT4. * @param[in] normalize normalizing factor. * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. */ arm_status arm_dct4_init_q15( arm_dct4_instance_q15 * S, arm_rfft_instance_q15 * S_RFFT, arm_cfft_radix4_instance_q15 * S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize); /** * @brief Processing function for the Q15 DCT4/IDCT4. * @param[in] *S points to an instance of the Q15 DCT4 structure. * @param[in] *pState points to state buffer. * @param[in,out] *pInlineBuffer points to the in-place input and output buffer. * @return none. */ void arm_dct4_q15( const arm_dct4_instance_q15 * S, q15_t * pState, q15_t * pInlineBuffer); /** * @brief Floating-point vector addition. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_add_f32( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize); /** * @brief Q7 vector addition. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_add_q7( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize); /** * @brief Q15 vector addition. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_add_q15( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize); /** * @brief Q31 vector addition. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_add_q31( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize); /** * @brief Floating-point vector subtraction. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_sub_f32( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize); /** * @brief Q7 vector subtraction. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_sub_q7( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize); /** * @brief Q15 vector subtraction. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_sub_q15( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize); /** * @brief Q31 vector subtraction. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in each vector * @return none. */ void arm_sub_q31( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize); /** * @brief Multiplies a floating-point vector by a scalar. * @param[in] *pSrc points to the input vector * @param[in] scale scale factor to be applied * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_scale_f32( float32_t * pSrc, float32_t scale, float32_t * pDst, uint32_t blockSize); /** * @brief Multiplies a Q7 vector by a scalar. * @param[in] *pSrc points to the input vector * @param[in] scaleFract fractional portion of the scale value * @param[in] shift number of bits to shift the result by * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_scale_q7( q7_t * pSrc, q7_t scaleFract, int8_t shift, q7_t * pDst, uint32_t blockSize); /** * @brief Multiplies a Q15 vector by a scalar. * @param[in] *pSrc points to the input vector * @param[in] scaleFract fractional portion of the scale value * @param[in] shift number of bits to shift the result by * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_scale_q15( q15_t * pSrc, q15_t scaleFract, int8_t shift, q15_t * pDst, uint32_t blockSize); /** * @brief Multiplies a Q31 vector by a scalar. * @param[in] *pSrc points to the input vector * @param[in] scaleFract fractional portion of the scale value * @param[in] shift number of bits to shift the result by * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_scale_q31( q31_t * pSrc, q31_t scaleFract, int8_t shift, q31_t * pDst, uint32_t blockSize); /** * @brief Q7 vector absolute value. * @param[in] *pSrc points to the input buffer * @param[out] *pDst points to the output buffer * @param[in] blockSize number of samples in each vector * @return none. */ void arm_abs_q7( q7_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @brief Floating-point vector absolute value. * @param[in] *pSrc points to the input buffer * @param[out] *pDst points to the output buffer * @param[in] blockSize number of samples in each vector * @return none. */ void arm_abs_f32( float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Q15 vector absolute value. * @param[in] *pSrc points to the input buffer * @param[out] *pDst points to the output buffer * @param[in] blockSize number of samples in each vector * @return none. */ void arm_abs_q15( q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Q31 vector absolute value. * @param[in] *pSrc points to the input buffer * @param[out] *pDst points to the output buffer * @param[in] blockSize number of samples in each vector * @return none. */ void arm_abs_q31( q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Dot product of floating-point vectors. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] blockSize number of samples in each vector * @param[out] *result output result returned here * @return none. */ void arm_dot_prod_f32( float32_t * pSrcA, float32_t * pSrcB, uint32_t blockSize, float32_t * result); /** * @brief Dot product of Q7 vectors. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] blockSize number of samples in each vector * @param[out] *result output result returned here * @return none. */ void arm_dot_prod_q7( q7_t * pSrcA, q7_t * pSrcB, uint32_t blockSize, q31_t * result); /** * @brief Dot product of Q15 vectors. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] blockSize number of samples in each vector * @param[out] *result output result returned here * @return none. */ void arm_dot_prod_q15( q15_t * pSrcA, q15_t * pSrcB, uint32_t blockSize, q63_t * result); /** * @brief Dot product of Q31 vectors. * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] blockSize number of samples in each vector * @param[out] *result output result returned here * @return none. */ void arm_dot_prod_q31( q31_t * pSrcA, q31_t * pSrcB, uint32_t blockSize, q63_t * result); /** * @brief Shifts the elements of a Q7 vector a specified number of bits. * @param[in] *pSrc points to the input vector * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_shift_q7( q7_t * pSrc, int8_t shiftBits, q7_t * pDst, uint32_t blockSize); /** * @brief Shifts the elements of a Q15 vector a specified number of bits. * @param[in] *pSrc points to the input vector * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_shift_q15( q15_t * pSrc, int8_t shiftBits, q15_t * pDst, uint32_t blockSize); /** * @brief Shifts the elements of a Q31 vector a specified number of bits. * @param[in] *pSrc points to the input vector * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_shift_q31( q31_t * pSrc, int8_t shiftBits, q31_t * pDst, uint32_t blockSize); /** * @brief Adds a constant offset to a floating-point vector. * @param[in] *pSrc points to the input vector * @param[in] offset is the offset to be added * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_offset_f32( float32_t * pSrc, float32_t offset, float32_t * pDst, uint32_t blockSize); /** * @brief Adds a constant offset to a Q7 vector. * @param[in] *pSrc points to the input vector * @param[in] offset is the offset to be added * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_offset_q7( q7_t * pSrc, q7_t offset, q7_t * pDst, uint32_t blockSize); /** * @brief Adds a constant offset to a Q15 vector. * @param[in] *pSrc points to the input vector * @param[in] offset is the offset to be added * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_offset_q15( q15_t * pSrc, q15_t offset, q15_t * pDst, uint32_t blockSize); /** * @brief Adds a constant offset to a Q31 vector. * @param[in] *pSrc points to the input vector * @param[in] offset is the offset to be added * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_offset_q31( q31_t * pSrc, q31_t offset, q31_t * pDst, uint32_t blockSize); /** * @brief Negates the elements of a floating-point vector. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_negate_f32( float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Negates the elements of a Q7 vector. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_negate_q7( q7_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @brief Negates the elements of a Q15 vector. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_negate_q15( q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Negates the elements of a Q31 vector. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] blockSize number of samples in the vector * @return none. */ void arm_negate_q31( q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Copies the elements of a floating-point vector. * @param[in] *pSrc input pointer * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_copy_f32( float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Copies the elements of a Q7 vector. * @param[in] *pSrc input pointer * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_copy_q7( q7_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @brief Copies the elements of a Q15 vector. * @param[in] *pSrc input pointer * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_copy_q15( q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Copies the elements of a Q31 vector. * @param[in] *pSrc input pointer * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_copy_q31( q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Fills a constant value into a floating-point vector. * @param[in] value input value to be filled * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_fill_f32( float32_t value, float32_t * pDst, uint32_t blockSize); /** * @brief Fills a constant value into a Q7 vector. * @param[in] value input value to be filled * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_fill_q7( q7_t value, q7_t * pDst, uint32_t blockSize); /** * @brief Fills a constant value into a Q15 vector. * @param[in] value input value to be filled * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_fill_q15( q15_t value, q15_t * pDst, uint32_t blockSize); /** * @brief Fills a constant value into a Q31 vector. * @param[in] value input value to be filled * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_fill_q31( q31_t value, q31_t * pDst, uint32_t blockSize); /** * @brief Convolution of floating-point sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the location where the output result is written. Length srcALen+srcBLen-1. * @return none. */ void arm_conv_f32( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst); /** * @brief Convolution of Q15 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @param[in] *pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] *pScratch2 points to scratch buffer of size min(srcALen, srcBLen). * @return none. */ void arm_conv_opt_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Convolution of Q15 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the location where the output result is written. Length srcALen+srcBLen-1. * @return none. */ void arm_conv_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst); /** * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @return none. */ void arm_conv_fast_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst); /** * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @param[in] *pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] *pScratch2 points to scratch buffer of size min(srcALen, srcBLen). * @return none. */ void arm_conv_fast_opt_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Convolution of Q31 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @return none. */ void arm_conv_q31( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst); /** * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @return none. */ void arm_conv_fast_q31( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst); /** * @brief Convolution of Q7 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @param[in] *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). * @return none. */ void arm_conv_opt_q7( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Convolution of Q7 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. * @return none. */ void arm_conv_q7( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst); /** * @brief Partial convolution of floating-point sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_f32( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst, uint32_t firstIndex, uint32_t numPoints); /** * @brief Partial convolution of Q15 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @param[in] * pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] * pScratch2 points to scratch buffer of size min(srcALen, srcBLen). * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_opt_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Partial convolution of Q15 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints); /** * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_fast_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints); /** * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @param[in] * pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] * pScratch2 points to scratch buffer of size min(srcALen, srcBLen). * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_fast_opt_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Partial convolution of Q31 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_q31( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst, uint32_t firstIndex, uint32_t numPoints); /** * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_fast_q31( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst, uint32_t firstIndex, uint32_t numPoints); /** * @brief Partial convolution of Q7 sequences * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @param[in] *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_opt_q7( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst, uint32_t firstIndex, uint32_t numPoints, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Partial convolution of Q7 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data * @param[in] firstIndex is the first output sample to start with. * @param[in] numPoints is the number of output points to be computed. * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. */ arm_status arm_conv_partial_q7( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst, uint32_t firstIndex, uint32_t numPoints); /** * @brief Instance structure for the Q15 FIR decimator. */ typedef struct { uint8_t M; /**< decimation factor. */ uint16_t numTaps; /**< number of coefficients in the filter. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ } arm_fir_decimate_instance_q15; /** * @brief Instance structure for the Q31 FIR decimator. */ typedef struct { uint8_t M; /**< decimation factor. */ uint16_t numTaps; /**< number of coefficients in the filter. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ } arm_fir_decimate_instance_q31; /** * @brief Instance structure for the floating-point FIR decimator. */ typedef struct { uint8_t M; /**< decimation factor. */ uint16_t numTaps; /**< number of coefficients in the filter. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ } arm_fir_decimate_instance_f32; /** * @brief Processing function for the floating-point FIR decimator. * @param[in] *S points to an instance of the floating-point FIR decimator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of input samples to process per call. * @return none */ void arm_fir_decimate_f32( const arm_fir_decimate_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point FIR decimator. * @param[in,out] *S points to an instance of the floating-point FIR decimator structure. * @param[in] numTaps number of coefficients in the filter. * @param[in] M decimation factor. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of input samples to process per call. * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if * blockSize is not a multiple of M. */ arm_status arm_fir_decimate_init_f32( arm_fir_decimate_instance_f32 * S, uint16_t numTaps, uint8_t M, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q15 FIR decimator. * @param[in] *S points to an instance of the Q15 FIR decimator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of input samples to process per call. * @return none */ void arm_fir_decimate_q15( const arm_fir_decimate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. * @param[in] *S points to an instance of the Q15 FIR decimator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of input samples to process per call. * @return none */ void arm_fir_decimate_fast_q15( const arm_fir_decimate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q15 FIR decimator. * @param[in,out] *S points to an instance of the Q15 FIR decimator structure. * @param[in] numTaps number of coefficients in the filter. * @param[in] M decimation factor. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of input samples to process per call. * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if * blockSize is not a multiple of M. */ arm_status arm_fir_decimate_init_q15( arm_fir_decimate_instance_q15 * S, uint16_t numTaps, uint8_t M, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q31 FIR decimator. * @param[in] *S points to an instance of the Q31 FIR decimator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of input samples to process per call. * @return none */ void arm_fir_decimate_q31( const arm_fir_decimate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. * @param[in] *S points to an instance of the Q31 FIR decimator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of input samples to process per call. * @return none */ void arm_fir_decimate_fast_q31( arm_fir_decimate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q31 FIR decimator. * @param[in,out] *S points to an instance of the Q31 FIR decimator structure. * @param[in] numTaps number of coefficients in the filter. * @param[in] M decimation factor. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of input samples to process per call. * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if * blockSize is not a multiple of M. */ arm_status arm_fir_decimate_init_q31( arm_fir_decimate_instance_q31 * S, uint16_t numTaps, uint8_t M, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize); /** * @brief Instance structure for the Q15 FIR interpolator. */ typedef struct { uint8_t L; /**< upsample factor. */ uint16_t phaseLength; /**< length of each polyphase filter component. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ q15_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ } arm_fir_interpolate_instance_q15; /** * @brief Instance structure for the Q31 FIR interpolator. */ typedef struct { uint8_t L; /**< upsample factor. */ uint16_t phaseLength; /**< length of each polyphase filter component. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ q31_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ } arm_fir_interpolate_instance_q31; /** * @brief Instance structure for the floating-point FIR interpolator. */ typedef struct { uint8_t L; /**< upsample factor. */ uint16_t phaseLength; /**< length of each polyphase filter component. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ float32_t *pState; /**< points to the state variable array. The array is of length phaseLength+numTaps-1. */ } arm_fir_interpolate_instance_f32; /** * @brief Processing function for the Q15 FIR interpolator. * @param[in] *S points to an instance of the Q15 FIR interpolator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_interpolate_q15( const arm_fir_interpolate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q15 FIR interpolator. * @param[in,out] *S points to an instance of the Q15 FIR interpolator structure. * @param[in] L upsample factor. * @param[in] numTaps number of filter coefficients in the filter. * @param[in] *pCoeffs points to the filter coefficient buffer. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of input samples to process per call. * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if * the filter length numTaps is not a multiple of the interpolation factor L. */ arm_status arm_fir_interpolate_init_q15( arm_fir_interpolate_instance_q15 * S, uint8_t L, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q31 FIR interpolator. * @param[in] *S points to an instance of the Q15 FIR interpolator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_interpolate_q31( const arm_fir_interpolate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q31 FIR interpolator. * @param[in,out] *S points to an instance of the Q31 FIR interpolator structure. * @param[in] L upsample factor. * @param[in] numTaps number of filter coefficients in the filter. * @param[in] *pCoeffs points to the filter coefficient buffer. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of input samples to process per call. * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if * the filter length numTaps is not a multiple of the interpolation factor L. */ arm_status arm_fir_interpolate_init_q31( arm_fir_interpolate_instance_q31 * S, uint8_t L, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize); /** * @brief Processing function for the floating-point FIR interpolator. * @param[in] *S points to an instance of the floating-point FIR interpolator structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_interpolate_f32( const arm_fir_interpolate_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point FIR interpolator. * @param[in,out] *S points to an instance of the floating-point FIR interpolator structure. * @param[in] L upsample factor. * @param[in] numTaps number of filter coefficients in the filter. * @param[in] *pCoeffs points to the filter coefficient buffer. * @param[in] *pState points to the state buffer. * @param[in] blockSize number of input samples to process per call. * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if * the filter length numTaps is not a multiple of the interpolation factor L. */ arm_status arm_fir_interpolate_init_f32( arm_fir_interpolate_instance_f32 * S, uint8_t L, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize); /** * @brief Instance structure for the high precision Q31 Biquad cascade filter. */ typedef struct { uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ q63_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ q31_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ uint8_t postShift; /**< additional shift, in bits, applied to each output sample. */ } arm_biquad_cas_df1_32x64_ins_q31; /** * @param[in] *S points to an instance of the high precision Q31 Biquad cascade filter structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cas_df1_32x64_q31( const arm_biquad_cas_df1_32x64_ins_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @param[in,out] *S points to an instance of the high precision Q31 Biquad cascade filter structure. * @param[in] numStages number of 2nd order stages in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] postShift shift to be applied to the output. Varies according to the coefficients format * @return none */ void arm_biquad_cas_df1_32x64_init_q31( arm_biquad_cas_df1_32x64_ins_q31 * S, uint8_t numStages, q31_t * pCoeffs, q63_t * pState, uint8_t postShift); /** * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. */ typedef struct { uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ float32_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ } arm_biquad_cascade_df2T_instance_f32; /** * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. * @param[in] *S points to an instance of the filter data structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of samples to process. * @return none. */ void arm_biquad_cascade_df2T_f32( const arm_biquad_cascade_df2T_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. * @param[in,out] *S points to an instance of the filter data structure. * @param[in] numStages number of 2nd order stages in the filter. * @param[in] *pCoeffs points to the filter coefficients. * @param[in] *pState points to the state buffer. * @return none */ void arm_biquad_cascade_df2T_init_f32( arm_biquad_cascade_df2T_instance_f32 * S, uint8_t numStages, float32_t * pCoeffs, float32_t * pState); /** * @brief Instance structure for the Q15 FIR lattice filter. */ typedef struct { uint16_t numStages; /**< number of filter stages. */ q15_t *pState; /**< points to the state variable array. The array is of length numStages. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ } arm_fir_lattice_instance_q15; /** * @brief Instance structure for the Q31 FIR lattice filter. */ typedef struct { uint16_t numStages; /**< number of filter stages. */ q31_t *pState; /**< points to the state variable array. The array is of length numStages. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ } arm_fir_lattice_instance_q31; /** * @brief Instance structure for the floating-point FIR lattice filter. */ typedef struct { uint16_t numStages; /**< number of filter stages. */ float32_t *pState; /**< points to the state variable array. The array is of length numStages. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ } arm_fir_lattice_instance_f32; /** * @brief Initialization function for the Q15 FIR lattice filter. * @param[in] *S points to an instance of the Q15 FIR lattice structure. * @param[in] numStages number of filter stages. * @param[in] *pCoeffs points to the coefficient buffer. The array is of length numStages. * @param[in] *pState points to the state buffer. The array is of length numStages. * @return none. */ void arm_fir_lattice_init_q15( arm_fir_lattice_instance_q15 * S, uint16_t numStages, q15_t * pCoeffs, q15_t * pState); /** * @brief Processing function for the Q15 FIR lattice filter. * @param[in] *S points to an instance of the Q15 FIR lattice structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_lattice_q15( const arm_fir_lattice_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q31 FIR lattice filter. * @param[in] *S points to an instance of the Q31 FIR lattice structure. * @param[in] numStages number of filter stages. * @param[in] *pCoeffs points to the coefficient buffer. The array is of length numStages. * @param[in] *pState points to the state buffer. The array is of length numStages. * @return none. */ void arm_fir_lattice_init_q31( arm_fir_lattice_instance_q31 * S, uint16_t numStages, q31_t * pCoeffs, q31_t * pState); /** * @brief Processing function for the Q31 FIR lattice filter. * @param[in] *S points to an instance of the Q31 FIR lattice structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_lattice_q31( const arm_fir_lattice_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point FIR lattice filter. * @param[in] *S points to an instance of the floating-point FIR lattice structure. * @param[in] numStages number of filter stages. * @param[in] *pCoeffs points to the coefficient buffer. The array is of length numStages. * @param[in] *pState points to the state buffer. The array is of length numStages. * @return none. */ void arm_fir_lattice_init_f32( arm_fir_lattice_instance_f32 * S, uint16_t numStages, float32_t * pCoeffs, float32_t * pState); /** * @brief Processing function for the floating-point FIR lattice filter. * @param[in] *S points to an instance of the floating-point FIR lattice structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] blockSize number of samples to process. * @return none. */ void arm_fir_lattice_f32( const arm_fir_lattice_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Instance structure for the Q15 IIR lattice filter. */ typedef struct { uint16_t numStages; /**< number of stages in the filter. */ q15_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ q15_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ q15_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ } arm_iir_lattice_instance_q15; /** * @brief Instance structure for the Q31 IIR lattice filter. */ typedef struct { uint16_t numStages; /**< number of stages in the filter. */ q31_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ q31_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ q31_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ } arm_iir_lattice_instance_q31; /** * @brief Instance structure for the floating-point IIR lattice filter. */ typedef struct { uint16_t numStages; /**< number of stages in the filter. */ float32_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ float32_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ float32_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ } arm_iir_lattice_instance_f32; /** * @brief Processing function for the floating-point IIR lattice filter. * @param[in] *S points to an instance of the floating-point IIR lattice structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_iir_lattice_f32( const arm_iir_lattice_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the floating-point IIR lattice filter. * @param[in] *S points to an instance of the floating-point IIR lattice structure. * @param[in] numStages number of stages in the filter. * @param[in] *pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. * @param[in] *pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. * @param[in] *pState points to the state buffer. The array is of length numStages+blockSize-1. * @param[in] blockSize number of samples to process. * @return none. */ void arm_iir_lattice_init_f32( arm_iir_lattice_instance_f32 * S, uint16_t numStages, float32_t * pkCoeffs, float32_t * pvCoeffs, float32_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q31 IIR lattice filter. * @param[in] *S points to an instance of the Q31 IIR lattice structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_iir_lattice_q31( const arm_iir_lattice_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q31 IIR lattice filter. * @param[in] *S points to an instance of the Q31 IIR lattice structure. * @param[in] numStages number of stages in the filter. * @param[in] *pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. * @param[in] *pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. * @param[in] *pState points to the state buffer. The array is of length numStages+blockSize. * @param[in] blockSize number of samples to process. * @return none. */ void arm_iir_lattice_init_q31( arm_iir_lattice_instance_q31 * S, uint16_t numStages, q31_t * pkCoeffs, q31_t * pvCoeffs, q31_t * pState, uint32_t blockSize); /** * @brief Processing function for the Q15 IIR lattice filter. * @param[in] *S points to an instance of the Q15 IIR lattice structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_iir_lattice_q15( const arm_iir_lattice_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Initialization function for the Q15 IIR lattice filter. * @param[in] *S points to an instance of the fixed-point Q15 IIR lattice structure. * @param[in] numStages number of stages in the filter. * @param[in] *pkCoeffs points to reflection coefficient buffer. The array is of length numStages. * @param[in] *pvCoeffs points to ladder coefficient buffer. The array is of length numStages+1. * @param[in] *pState points to state buffer. The array is of length numStages+blockSize. * @param[in] blockSize number of samples to process per call. * @return none. */ void arm_iir_lattice_init_q15( arm_iir_lattice_instance_q15 * S, uint16_t numStages, q15_t * pkCoeffs, q15_t * pvCoeffs, q15_t * pState, uint32_t blockSize); /** * @brief Instance structure for the floating-point LMS filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ float32_t mu; /**< step size that controls filter coefficient updates. */ } arm_lms_instance_f32; /** * @brief Processing function for floating-point LMS filter. * @param[in] *S points to an instance of the floating-point LMS filter structure. * @param[in] *pSrc points to the block of input data. * @param[in] *pRef points to the block of reference data. * @param[out] *pOut points to the block of output data. * @param[out] *pErr points to the block of error data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_f32( const arm_lms_instance_f32 * S, float32_t * pSrc, float32_t * pRef, float32_t * pOut, float32_t * pErr, uint32_t blockSize); /** * @brief Initialization function for floating-point LMS filter. * @param[in] *S points to an instance of the floating-point LMS filter structure. * @param[in] numTaps number of filter coefficients. * @param[in] *pCoeffs points to the coefficient buffer. * @param[in] *pState points to state buffer. * @param[in] mu step size that controls filter coefficient updates. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_init_f32( arm_lms_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, float32_t mu, uint32_t blockSize); /** * @brief Instance structure for the Q15 LMS filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ q15_t mu; /**< step size that controls filter coefficient updates. */ uint32_t postShift; /**< bit shift applied to coefficients. */ } arm_lms_instance_q15; /** * @brief Initialization function for the Q15 LMS filter. * @param[in] *S points to an instance of the Q15 LMS filter structure. * @param[in] numTaps number of filter coefficients. * @param[in] *pCoeffs points to the coefficient buffer. * @param[in] *pState points to the state buffer. * @param[in] mu step size that controls filter coefficient updates. * @param[in] blockSize number of samples to process. * @param[in] postShift bit shift applied to coefficients. * @return none. */ void arm_lms_init_q15( arm_lms_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, q15_t mu, uint32_t blockSize, uint32_t postShift); /** * @brief Processing function for Q15 LMS filter. * @param[in] *S points to an instance of the Q15 LMS filter structure. * @param[in] *pSrc points to the block of input data. * @param[in] *pRef points to the block of reference data. * @param[out] *pOut points to the block of output data. * @param[out] *pErr points to the block of error data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_q15( const arm_lms_instance_q15 * S, q15_t * pSrc, q15_t * pRef, q15_t * pOut, q15_t * pErr, uint32_t blockSize); /** * @brief Instance structure for the Q31 LMS filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ q31_t mu; /**< step size that controls filter coefficient updates. */ uint32_t postShift; /**< bit shift applied to coefficients. */ } arm_lms_instance_q31; /** * @brief Processing function for Q31 LMS filter. * @param[in] *S points to an instance of the Q15 LMS filter structure. * @param[in] *pSrc points to the block of input data. * @param[in] *pRef points to the block of reference data. * @param[out] *pOut points to the block of output data. * @param[out] *pErr points to the block of error data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_q31( const arm_lms_instance_q31 * S, q31_t * pSrc, q31_t * pRef, q31_t * pOut, q31_t * pErr, uint32_t blockSize); /** * @brief Initialization function for Q31 LMS filter. * @param[in] *S points to an instance of the Q31 LMS filter structure. * @param[in] numTaps number of filter coefficients. * @param[in] *pCoeffs points to coefficient buffer. * @param[in] *pState points to state buffer. * @param[in] mu step size that controls filter coefficient updates. * @param[in] blockSize number of samples to process. * @param[in] postShift bit shift applied to coefficients. * @return none. */ void arm_lms_init_q31( arm_lms_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, q31_t mu, uint32_t blockSize, uint32_t postShift); /** * @brief Instance structure for the floating-point normalized LMS filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ float32_t mu; /**< step size that control filter coefficient updates. */ float32_t energy; /**< saves previous frame energy. */ float32_t x0; /**< saves previous input sample. */ } arm_lms_norm_instance_f32; /** * @brief Processing function for floating-point normalized LMS filter. * @param[in] *S points to an instance of the floating-point normalized LMS filter structure. * @param[in] *pSrc points to the block of input data. * @param[in] *pRef points to the block of reference data. * @param[out] *pOut points to the block of output data. * @param[out] *pErr points to the block of error data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_norm_f32( arm_lms_norm_instance_f32 * S, float32_t * pSrc, float32_t * pRef, float32_t * pOut, float32_t * pErr, uint32_t blockSize); /** * @brief Initialization function for floating-point normalized LMS filter. * @param[in] *S points to an instance of the floating-point LMS filter structure. * @param[in] numTaps number of filter coefficients. * @param[in] *pCoeffs points to coefficient buffer. * @param[in] *pState points to state buffer. * @param[in] mu step size that controls filter coefficient updates. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_norm_init_f32( arm_lms_norm_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, float32_t mu, uint32_t blockSize); /** * @brief Instance structure for the Q31 normalized LMS filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ q31_t mu; /**< step size that controls filter coefficient updates. */ uint8_t postShift; /**< bit shift applied to coefficients. */ q31_t *recipTable; /**< points to the reciprocal initial value table. */ q31_t energy; /**< saves previous frame energy. */ q31_t x0; /**< saves previous input sample. */ } arm_lms_norm_instance_q31; /** * @brief Processing function for Q31 normalized LMS filter. * @param[in] *S points to an instance of the Q31 normalized LMS filter structure. * @param[in] *pSrc points to the block of input data. * @param[in] *pRef points to the block of reference data. * @param[out] *pOut points to the block of output data. * @param[out] *pErr points to the block of error data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_norm_q31( arm_lms_norm_instance_q31 * S, q31_t * pSrc, q31_t * pRef, q31_t * pOut, q31_t * pErr, uint32_t blockSize); /** * @brief Initialization function for Q31 normalized LMS filter. * @param[in] *S points to an instance of the Q31 normalized LMS filter structure. * @param[in] numTaps number of filter coefficients. * @param[in] *pCoeffs points to coefficient buffer. * @param[in] *pState points to state buffer. * @param[in] mu step size that controls filter coefficient updates. * @param[in] blockSize number of samples to process. * @param[in] postShift bit shift applied to coefficients. * @return none. */ void arm_lms_norm_init_q31( arm_lms_norm_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, q31_t mu, uint32_t blockSize, uint8_t postShift); /** * @brief Instance structure for the Q15 normalized LMS filter. */ typedef struct { uint16_t numTaps; /**< Number of coefficients in the filter. */ q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ q15_t mu; /**< step size that controls filter coefficient updates. */ uint8_t postShift; /**< bit shift applied to coefficients. */ q15_t *recipTable; /**< Points to the reciprocal initial value table. */ q15_t energy; /**< saves previous frame energy. */ q15_t x0; /**< saves previous input sample. */ } arm_lms_norm_instance_q15; /** * @brief Processing function for Q15 normalized LMS filter. * @param[in] *S points to an instance of the Q15 normalized LMS filter structure. * @param[in] *pSrc points to the block of input data. * @param[in] *pRef points to the block of reference data. * @param[out] *pOut points to the block of output data. * @param[out] *pErr points to the block of error data. * @param[in] blockSize number of samples to process. * @return none. */ void arm_lms_norm_q15( arm_lms_norm_instance_q15 * S, q15_t * pSrc, q15_t * pRef, q15_t * pOut, q15_t * pErr, uint32_t blockSize); /** * @brief Initialization function for Q15 normalized LMS filter. * @param[in] *S points to an instance of the Q15 normalized LMS filter structure. * @param[in] numTaps number of filter coefficients. * @param[in] *pCoeffs points to coefficient buffer. * @param[in] *pState points to state buffer. * @param[in] mu step size that controls filter coefficient updates. * @param[in] blockSize number of samples to process. * @param[in] postShift bit shift applied to coefficients. * @return none. */ void arm_lms_norm_init_q15( arm_lms_norm_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, q15_t mu, uint32_t blockSize, uint8_t postShift); /** * @brief Correlation of floating-point sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @return none. */ void arm_correlate_f32( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst); /** * @brief Correlation of Q15 sequences * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @param[in] *pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @return none. */ void arm_correlate_opt_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, q15_t * pScratch); /** * @brief Correlation of Q15 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @return none. */ void arm_correlate_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst); /** * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @return none. */ void arm_correlate_fast_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst); /** * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @param[in] *pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @return none. */ void arm_correlate_fast_opt_q15( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, q15_t * pScratch); /** * @brief Correlation of Q31 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @return none. */ void arm_correlate_q31( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst); /** * @brief Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @return none. */ void arm_correlate_fast_q31( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst); /** * @brief Correlation of Q7 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @param[in] *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. * @param[in] *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). * @return none. */ void arm_correlate_opt_q7( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst, q15_t * pScratch1, q15_t * pScratch2); /** * @brief Correlation of Q7 sequences. * @param[in] *pSrcA points to the first input sequence. * @param[in] srcALen length of the first input sequence. * @param[in] *pSrcB points to the second input sequence. * @param[in] srcBLen length of the second input sequence. * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. * @return none. */ void arm_correlate_q7( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst); /** * @brief Instance structure for the floating-point sparse FIR filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ float32_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ } arm_fir_sparse_instance_f32; /** * @brief Instance structure for the Q31 sparse FIR filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ q31_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ } arm_fir_sparse_instance_q31; /** * @brief Instance structure for the Q15 sparse FIR filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ q15_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ } arm_fir_sparse_instance_q15; /** * @brief Instance structure for the Q7 sparse FIR filter. */ typedef struct { uint16_t numTaps; /**< number of coefficients in the filter. */ uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ q7_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ } arm_fir_sparse_instance_q7; /** * @brief Processing function for the floating-point sparse FIR filter. * @param[in] *S points to an instance of the floating-point sparse FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] *pScratchIn points to a temporary buffer of size blockSize. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_sparse_f32( arm_fir_sparse_instance_f32 * S, float32_t * pSrc, float32_t * pDst, float32_t * pScratchIn, uint32_t blockSize); /** * @brief Initialization function for the floating-point sparse FIR filter. * @param[in,out] *S points to an instance of the floating-point sparse FIR structure. * @param[in] numTaps number of nonzero coefficients in the filter. * @param[in] *pCoeffs points to the array of filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] *pTapDelay points to the array of offset times. * @param[in] maxDelay maximum offset time supported. * @param[in] blockSize number of samples that will be processed per block. * @return none */ void arm_fir_sparse_init_f32( arm_fir_sparse_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize); /** * @brief Processing function for the Q31 sparse FIR filter. * @param[in] *S points to an instance of the Q31 sparse FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] *pScratchIn points to a temporary buffer of size blockSize. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_sparse_q31( arm_fir_sparse_instance_q31 * S, q31_t * pSrc, q31_t * pDst, q31_t * pScratchIn, uint32_t blockSize); /** * @brief Initialization function for the Q31 sparse FIR filter. * @param[in,out] *S points to an instance of the Q31 sparse FIR structure. * @param[in] numTaps number of nonzero coefficients in the filter. * @param[in] *pCoeffs points to the array of filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] *pTapDelay points to the array of offset times. * @param[in] maxDelay maximum offset time supported. * @param[in] blockSize number of samples that will be processed per block. * @return none */ void arm_fir_sparse_init_q31( arm_fir_sparse_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize); /** * @brief Processing function for the Q15 sparse FIR filter. * @param[in] *S points to an instance of the Q15 sparse FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] *pScratchIn points to a temporary buffer of size blockSize. * @param[in] *pScratchOut points to a temporary buffer of size blockSize. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_sparse_q15( arm_fir_sparse_instance_q15 * S, q15_t * pSrc, q15_t * pDst, q15_t * pScratchIn, q31_t * pScratchOut, uint32_t blockSize); /** * @brief Initialization function for the Q15 sparse FIR filter. * @param[in,out] *S points to an instance of the Q15 sparse FIR structure. * @param[in] numTaps number of nonzero coefficients in the filter. * @param[in] *pCoeffs points to the array of filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] *pTapDelay points to the array of offset times. * @param[in] maxDelay maximum offset time supported. * @param[in] blockSize number of samples that will be processed per block. * @return none */ void arm_fir_sparse_init_q15( arm_fir_sparse_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize); /** * @brief Processing function for the Q7 sparse FIR filter. * @param[in] *S points to an instance of the Q7 sparse FIR structure. * @param[in] *pSrc points to the block of input data. * @param[out] *pDst points to the block of output data * @param[in] *pScratchIn points to a temporary buffer of size blockSize. * @param[in] *pScratchOut points to a temporary buffer of size blockSize. * @param[in] blockSize number of input samples to process per call. * @return none. */ void arm_fir_sparse_q7( arm_fir_sparse_instance_q7 * S, q7_t * pSrc, q7_t * pDst, q7_t * pScratchIn, q31_t * pScratchOut, uint32_t blockSize); /** * @brief Initialization function for the Q7 sparse FIR filter. * @param[in,out] *S points to an instance of the Q7 sparse FIR structure. * @param[in] numTaps number of nonzero coefficients in the filter. * @param[in] *pCoeffs points to the array of filter coefficients. * @param[in] *pState points to the state buffer. * @param[in] *pTapDelay points to the array of offset times. * @param[in] maxDelay maximum offset time supported. * @param[in] blockSize number of samples that will be processed per block. * @return none */ void arm_fir_sparse_init_q7( arm_fir_sparse_instance_q7 * S, uint16_t numTaps, q7_t * pCoeffs, q7_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize); /* * @brief Floating-point sin_cos function. * @param[in] theta input value in degrees * @param[out] *pSinVal points to the processed sine output. * @param[out] *pCosVal points to the processed cos output. * @return none. */ void arm_sin_cos_f32( float32_t theta, float32_t * pSinVal, float32_t * pCcosVal); /* * @brief Q31 sin_cos function. * @param[in] theta scaled input value in degrees * @param[out] *pSinVal points to the processed sine output. * @param[out] *pCosVal points to the processed cosine output. * @return none. */ void arm_sin_cos_q31( q31_t theta, q31_t * pSinVal, q31_t * pCosVal); /** * @brief Floating-point complex conjugate. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] numSamples number of complex samples in each vector * @return none. */ void arm_cmplx_conj_f32( float32_t * pSrc, float32_t * pDst, uint32_t numSamples); /** * @brief Q31 complex conjugate. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] numSamples number of complex samples in each vector * @return none. */ void arm_cmplx_conj_q31( q31_t * pSrc, q31_t * pDst, uint32_t numSamples); /** * @brief Q15 complex conjugate. * @param[in] *pSrc points to the input vector * @param[out] *pDst points to the output vector * @param[in] numSamples number of complex samples in each vector * @return none. */ void arm_cmplx_conj_q15( q15_t * pSrc, q15_t * pDst, uint32_t numSamples); /** * @brief Floating-point complex magnitude squared * @param[in] *pSrc points to the complex input vector * @param[out] *pDst points to the real output vector * @param[in] numSamples number of complex samples in the input vector * @return none. */ void arm_cmplx_mag_squared_f32( float32_t * pSrc, float32_t * pDst, uint32_t numSamples); /** * @brief Q31 complex magnitude squared * @param[in] *pSrc points to the complex input vector * @param[out] *pDst points to the real output vector * @param[in] numSamples number of complex samples in the input vector * @return none. */ void arm_cmplx_mag_squared_q31( q31_t * pSrc, q31_t * pDst, uint32_t numSamples); /** * @brief Q15 complex magnitude squared * @param[in] *pSrc points to the complex input vector * @param[out] *pDst points to the real output vector * @param[in] numSamples number of complex samples in the input vector * @return none. */ void arm_cmplx_mag_squared_q15( q15_t * pSrc, q15_t * pDst, uint32_t numSamples); /** * @ingroup groupController */ /** * @defgroup PID PID Motor Control * * A Proportional Integral Derivative (PID) controller is a generic feedback control * loop mechanism widely used in industrial control systems. * A PID controller is the most commonly used type of feedback controller. * * This set of functions implements (PID) controllers * for Q15, Q31, and floating-point data types. The functions operate on a single sample * of data and each call to the function returns a single processed value. * S points to an instance of the PID control data structure. in * is the input sample value. The functions return the output value. * * \par Algorithm: * 
   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
   *    A0 = Kp + Ki + Kd
   *    A1 = (-Kp ) - (2 * Kd )
   *    A2 = Kd
* * \par * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant * * \par * \image html PID.gif "Proportional Integral Derivative Controller" * * \par * The PID controller calculates an "error" value as the difference between * the measured output and the reference input. * The controller attempts to minimize the error by adjusting the process control inputs. * The proportional value determines the reaction to the current error, * the integral value determines the reaction based on the sum of recent errors, * and the derivative value determines the reaction based on the rate at which the error has been changing. * * \par Instance Structure * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. * A separate instance structure must be defined for each PID Controller. * There are separate instance structure declarations for each of the 3 supported data types. * * \par Reset Functions * There is also an associated reset function for each data type which clears the state array. * * \par Initialization Functions * There is also an associated initialization function for each data type. * The initialization function performs the following operations: * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains. * - Zeros out the values in the state buffer. * * \par * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function. * * \par Fixed-Point Behavior * Care must be taken when using the fixed-point versions of the PID Controller functions. * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. * Refer to the function specific documentation below for usage guidelines. */ /** * @addtogroup PID * @{ */ /** * @brief Process function for the floating-point PID Control. * @param[in,out] *S is an instance of the floating-point PID Control structure * @param[in] in input sample to process * @return out processed output sample. */ static __INLINE float32_t arm_pid_f32( arm_pid_instance_f32 * S, float32_t in) { float32_t out; /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2] */ out = (S->A0 * in) + (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]); /* Update state */ S->state[1] = S->state[0]; S->state[0] = in; S->state[2] = out; /* return to application */ return (out); } /** * @brief Process function for the Q31 PID Control. * @param[in,out] *S points to an instance of the Q31 PID Control structure * @param[in] in input sample to process * @return out processed output sample. * * Scaling and Overflow Behavior: * \par * The function is implemented using an internal 64-bit accumulator. * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. * Thus, if the accumulator result overflows it wraps around rather than clip. * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format. */ static __INLINE q31_t arm_pid_q31( arm_pid_instance_q31 * S, q31_t in) { q63_t acc; q31_t out; /* acc = A0 * x[n] */ acc = (q63_t) S->A0 * in; /* acc += A1 * x[n-1] */ acc += (q63_t) S->A1 * S->state[0]; /* acc += A2 * x[n-2] */ acc += (q63_t) S->A2 * S->state[1]; /* convert output to 1.31 format to add y[n-1] */ out = (q31_t) (acc >> 31u); /* out += y[n-1] */ out += S->state[2]; /* Update state */ S->state[1] = S->state[0]; S->state[0] = in; S->state[2] = out; /* return to application */ return (out); } /** * @brief Process function for the Q15 PID Control. * @param[in,out] *S points to an instance of the Q15 PID Control structure * @param[in] in input sample to process * @return out processed output sample. * * Scaling and Overflow Behavior: * \par * The function is implemented using a 64-bit internal accumulator. * Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. * There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. * Lastly, the accumulator is saturated to yield a result in 1.15 format. */ static __INLINE q15_t arm_pid_q15( arm_pid_instance_q15 * S, q15_t in) { q63_t acc; q15_t out; #ifndef ARM_MATH_CM0_FAMILY __SIMD32_TYPE *vstate; /* Implementation of PID controller */ /* acc = A0 * x[n] */ acc = (q31_t) __SMUAD(S->A0, in); /* acc += A1 * x[n-1] + A2 * x[n-2] */ vstate = __SIMD32_CONST(S->state); acc = __SMLALD(S->A1, (q31_t) *vstate, acc); #else /* acc = A0 * x[n] */ acc = ((q31_t) S->A0) * in; /* acc += A1 * x[n-1] + A2 * x[n-2] */ acc += (q31_t) S->A1 * S->state[0]; acc += (q31_t) S->A2 * S->state[1]; #endif /* acc += y[n-1] */ acc += (q31_t) S->state[2] << 15; /* saturate the output */ out = (q15_t) (__SSAT((acc >> 15), 16)); /* Update state */ S->state[1] = S->state[0]; S->state[0] = in; S->state[2] = out; /* return to application */ return (out); } /** * @} end of PID group */ /** * @brief Floating-point matrix inverse. * @param[in] *src points to the instance of the input floating-point matrix structure. * @param[out] *dst points to the instance of the output floating-point matrix structure. * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. */ arm_status arm_mat_inverse_f32( const arm_matrix_instance_f32 * src, arm_matrix_instance_f32 * dst); /** * @ingroup groupController */ /** * @defgroup clarke Vector Clarke Transform * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. * Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents * in the two-phase orthogonal stator axis Ialpha and Ibeta. * When Ialpha is superposed with Ia as shown in the figure below * \image html clarke.gif Stator current space vector and its components in (a,b). * and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta * can be calculated using only Ia and Ib. * * The function operates on a single sample of data and each call to the function returns the processed output. * The library provides separate functions for Q31 and floating-point data types. * \par Algorithm * \image html clarkeFormula.gif * where Ia and Ib are the instantaneous stator phases and * pIalpha and pIbeta are the two coordinates of time invariant vector. * \par Fixed-Point Behavior * Care must be taken when using the Q31 version of the Clarke transform. * In particular, the overflow and saturation behavior of the accumulator used must be considered. * Refer to the function specific documentation below for usage guidelines. */ /** * @addtogroup clarke * @{ */ /** * * @brief Floating-point Clarke transform * @param[in] Ia input three-phase coordinate a * @param[in] Ib input three-phase coordinate b * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta * @return none. */ static __INLINE void arm_clarke_f32( float32_t Ia, float32_t Ib, float32_t * pIalpha, float32_t * pIbeta) { /* Calculate pIalpha using the equation, pIalpha = Ia */ *pIalpha = Ia; /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */ *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib); } /** * @brief Clarke transform for Q31 version * @param[in] Ia input three-phase coordinate a * @param[in] Ib input three-phase coordinate b * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta * @return none. * * Scaling and Overflow Behavior: * \par * The function is implemented using an internal 32-bit accumulator. * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. * There is saturation on the addition, hence there is no risk of overflow. */ static __INLINE void arm_clarke_q31( q31_t Ia, q31_t Ib, q31_t * pIalpha, q31_t * pIbeta) { q31_t product1, product2; /* Temporary variables used to store intermediate results */ /* Calculating pIalpha from Ia by equation pIalpha = Ia */ *pIalpha = Ia; /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */ product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30); /* Intermediate product is calculated by (2/sqrt(3) * Ib) */ product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30); /* pIbeta is calculated by adding the intermediate products */ *pIbeta = __QADD(product1, product2); } /** * @} end of clarke group */ /** * @brief Converts the elements of the Q7 vector to Q31 vector. * @param[in] *pSrc input pointer * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_q7_to_q31( q7_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @ingroup groupController */ /** * @defgroup inv_clarke Vector Inverse Clarke Transform * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases. * * The function operates on a single sample of data and each call to the function returns the processed output. * The library provides separate functions for Q31 and floating-point data types. * \par Algorithm * \image html clarkeInvFormula.gif * where pIa and pIb are the instantaneous stator phases and * Ialpha and Ibeta are the two coordinates of time invariant vector. * \par Fixed-Point Behavior * Care must be taken when using the Q31 version of the Clarke transform. * In particular, the overflow and saturation behavior of the accumulator used must be considered. * Refer to the function specific documentation below for usage guidelines. */ /** * @addtogroup inv_clarke * @{ */ /** * @brief Floating-point Inverse Clarke transform * @param[in] Ialpha input two-phase orthogonal vector axis alpha * @param[in] Ibeta input two-phase orthogonal vector axis beta * @param[out] *pIa points to output three-phase coordinate a * @param[out] *pIb points to output three-phase coordinate b * @return none. */ static __INLINE void arm_inv_clarke_f32( float32_t Ialpha, float32_t Ibeta, float32_t * pIa, float32_t * pIb) { /* Calculating pIa from Ialpha by equation pIa = Ialpha */ *pIa = Ialpha; /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */ *pIb = -0.5 * Ialpha + (float32_t) 0.8660254039 *Ibeta; } /** * @brief Inverse Clarke transform for Q31 version * @param[in] Ialpha input two-phase orthogonal vector axis alpha * @param[in] Ibeta input two-phase orthogonal vector axis beta * @param[out] *pIa points to output three-phase coordinate a * @param[out] *pIb points to output three-phase coordinate b * @return none. * * Scaling and Overflow Behavior: * \par * The function is implemented using an internal 32-bit accumulator. * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. * There is saturation on the subtraction, hence there is no risk of overflow. */ static __INLINE void arm_inv_clarke_q31( q31_t Ialpha, q31_t Ibeta, q31_t * pIa, q31_t * pIb) { q31_t product1, product2; /* Temporary variables used to store intermediate results */ /* Calculating pIa from Ialpha by equation pIa = Ialpha */ *pIa = Ialpha; /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */ product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31); /* Intermediate product is calculated by (1/sqrt(3) * pIb) */ product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31); /* pIb is calculated by subtracting the products */ *pIb = __QSUB(product2, product1); } /** * @} end of inv_clarke group */ /** * @brief Converts the elements of the Q7 vector to Q15 vector. * @param[in] *pSrc input pointer * @param[out] *pDst output pointer * @param[in] blockSize number of samples to process * @return none. */ void arm_q7_to_q15( q7_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @ingroup groupController */ /** * @defgroup park Vector Park Transform * * Forward Park transform converts the input two-coordinate vector to flux and torque components. * The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents * from the stationary to the moving reference frame and control the spatial relationship between * the stator vector current and rotor flux vector. * If we consider the d axis aligned with the rotor flux, the diagram below shows the * current vector and the relationship from the two reference frames: * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame" * * The function operates on a single sample of data and each call to the function returns the processed output. * The library provides separate functions for Q31 and floating-point data types. * \par Algorithm * \image html parkFormula.gif * where Ialpha and Ibeta are the stator vector components, * pId and pIq are rotor vector components and cosVal and sinVal are the * cosine and sine values of theta (rotor flux position). * \par Fixed-Point Behavior * Care must be taken when using the Q31 version of the Park transform. * In particular, the overflow and saturation behavior of the accumulator used must be considered. * Refer to the function specific documentation below for usage guidelines. */ /** * @addtogroup park * @{ */ /** * @brief Floating-point Park transform * @param[in] Ialpha input two-phase vector coordinate alpha * @param[in] Ibeta input two-phase vector coordinate beta * @param[out] *pId points to output rotor reference frame d * @param[out] *pIq points to output rotor reference frame q * @param[in] sinVal sine value of rotation angle theta * @param[in] cosVal cosine value of rotation angle theta * @return none. * * The function implements the forward Park transform. * */ static __INLINE void arm_park_f32( float32_t Ialpha, float32_t Ibeta, float32_t * pId, float32_t * pIq, float32_t sinVal, float32_t cosVal) { /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */ *pId = Ialpha * cosVal + Ibeta * sinVal; /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */ *pIq = -Ialpha * sinVal + Ibeta * cosVal; } /** * @brief Park transform for Q31 version * @param[in] Ialpha input two-phase vector coordinate alpha * @param[in] Ibeta input two-phase vector coordinate beta * @param[out] *pId points to output rotor reference frame d * @param[out] *pIq points to output rotor reference frame q * @param[in] sinVal sine value of rotation angle theta * @param[in] cosVal cosine value of rotation angle theta * @return none. * * Scaling and Overflow Behavior: * \par * The function is implemented using an internal 32-bit accumulator. * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. * There is saturation on the addition and subtraction, hence there is no risk of overflow. */ static __INLINE void arm_park_q31( q31_t Ialpha, q31_t Ibeta, q31_t * pId, q31_t * pIq, q31_t sinVal, q31_t cosVal) { q31_t product1, product2; /* Temporary variables used to store intermediate results */ q31_t product3, product4; /* Temporary variables used to store intermediate results */ /* Intermediate product is calculated by (Ialpha * cosVal) */ product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31); /* Intermediate product is calculated by (Ibeta * sinVal) */ product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31); /* Intermediate product is calculated by (Ialpha * sinVal) */ product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31); /* Intermediate product is calculated by (Ibeta * cosVal) */ product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31); /* Calculate pId by adding the two intermediate products 1 and 2 */ *pId = __QADD(product1, product2); /* Calculate pIq by subtracting the two intermediate products 3 from 4 */ *pIq = __QSUB(product4, product3); } /** * @} end of park group */ /** * @brief Converts the elements of the Q7 vector to floating-point vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q7_to_float( q7_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @ingroup groupController */ /** * @defgroup inv_park Vector Inverse Park transform * Inverse Park transform converts the input flux and torque components to two-coordinate vector. * * The function operates on a single sample of data and each call to the function returns the processed output. * The library provides separate functions for Q31 and floating-point data types. * \par Algorithm * \image html parkInvFormula.gif * where pIalpha and pIbeta are the stator vector components, * Id and Iq are rotor vector components and cosVal and sinVal are the * cosine and sine values of theta (rotor flux position). * \par Fixed-Point Behavior * Care must be taken when using the Q31 version of the Park transform. * In particular, the overflow and saturation behavior of the accumulator used must be considered. * Refer to the function specific documentation below for usage guidelines. */ /** * @addtogroup inv_park * @{ */ /** * @brief Floating-point Inverse Park transform * @param[in] Id input coordinate of rotor reference frame d * @param[in] Iq input coordinate of rotor reference frame q * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta * @param[in] sinVal sine value of rotation angle theta * @param[in] cosVal cosine value of rotation angle theta * @return none. */ static __INLINE void arm_inv_park_f32( float32_t Id, float32_t Iq, float32_t * pIalpha, float32_t * pIbeta, float32_t sinVal, float32_t cosVal) { /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */ *pIalpha = Id * cosVal - Iq * sinVal; /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */ *pIbeta = Id * sinVal + Iq * cosVal; } /** * @brief Inverse Park transform for Q31 version * @param[in] Id input coordinate of rotor reference frame d * @param[in] Iq input coordinate of rotor reference frame q * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta * @param[in] sinVal sine value of rotation angle theta * @param[in] cosVal cosine value of rotation angle theta * @return none. * * Scaling and Overflow Behavior: * \par * The function is implemented using an internal 32-bit accumulator. * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. * There is saturation on the addition, hence there is no risk of overflow. */ static __INLINE void arm_inv_park_q31( q31_t Id, q31_t Iq, q31_t * pIalpha, q31_t * pIbeta, q31_t sinVal, q31_t cosVal) { q31_t product1, product2; /* Temporary variables used to store intermediate results */ q31_t product3, product4; /* Temporary variables used to store intermediate results */ /* Intermediate product is calculated by (Id * cosVal) */ product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31); /* Intermediate product is calculated by (Iq * sinVal) */ product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31); /* Intermediate product is calculated by (Id * sinVal) */ product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31); /* Intermediate product is calculated by (Iq * cosVal) */ product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31); /* Calculate pIalpha by using the two intermediate products 1 and 2 */ *pIalpha = __QSUB(product1, product2); /* Calculate pIbeta by using the two intermediate products 3 and 4 */ *pIbeta = __QADD(product4, product3); } /** * @} end of Inverse park group */ /** * @brief Converts the elements of the Q31 vector to floating-point vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q31_to_float( q31_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @ingroup groupInterpolation */ /** * @defgroup LinearInterpolate Linear Interpolation * * Linear interpolation is a method of curve fitting using linear polynomials. * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line * * \par * \image html LinearInterp.gif "Linear interpolation" * * \par * A Linear Interpolate function calculates an output value(y), for the input(x) * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values) * * \par Algorithm: * 
   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
   *       where x0, x1 are nearest values of input x
   *             y0, y1 are nearest values to output y
   *
* * \par * This set of functions implements Linear interpolation process * for Q7, Q15, Q31, and floating-point data types. The functions operate on a single * sample of data and each call to the function returns a single processed value. * S points to an instance of the Linear Interpolate function data structure. * x is the input sample value. The functions returns the output value. * * \par * if x is outside of the table boundary, Linear interpolation returns first value of the table * if x is below input range and returns last value of table if x is above range. */ /** * @addtogroup LinearInterpolate * @{ */ /** * @brief Process function for the floating-point Linear Interpolation Function. * @param[in,out] *S is an instance of the floating-point Linear Interpolation structure * @param[in] x input sample to process * @return y processed output sample. * */ static __INLINE float32_t arm_linear_interp_f32( arm_linear_interp_instance_f32 * S, float32_t x) { float32_t y; float32_t x0, x1; /* Nearest input values */ float32_t y0, y1; /* Nearest output values */ float32_t xSpacing = S->xSpacing; /* spacing between input values */ int32_t i; /* Index variable */ float32_t *pYData = S->pYData; /* pointer to output table */ /* Calculation of index */ i = (int32_t) ((x - S->x1) / xSpacing); if(i < 0) { /* Iniatilize output for below specified range as least output value of table */ y = pYData[0]; } else if((uint32_t)i >= S->nValues) { /* Iniatilize output for above specified range as last output value of table */ y = pYData[S->nValues - 1]; } else { /* Calculation of nearest input values */ x0 = S->x1 + i * xSpacing; x1 = S->x1 + (i + 1) * xSpacing; /* Read of nearest output values */ y0 = pYData[i]; y1 = pYData[i + 1]; /* Calculation of output */ y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0)); } /* returns output value */ return (y); } /** * * @brief Process function for the Q31 Linear Interpolation Function. * @param[in] *pYData pointer to Q31 Linear Interpolation table * @param[in] x input sample to process * @param[in] nValues number of table values * @return y processed output sample. * * \par * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. * This function can support maximum of table size 2^12. * */ static __INLINE q31_t arm_linear_interp_q31( q31_t * pYData, q31_t x, uint32_t nValues) { q31_t y; /* output */ q31_t y0, y1; /* Nearest output values */ q31_t fract; /* fractional part */ int32_t index; /* Index to read nearest output values */ /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ index = ((x & 0xFFF00000) >> 20); if(index >= (int32_t)(nValues - 1)) { return (pYData[nValues - 1]); } else if(index < 0) { return (pYData[0]); } else { /* 20 bits for the fractional part */ /* shift left by 11 to keep fract in 1.31 format */ fract = (x & 0x000FFFFF) << 11; /* Read two nearest output values from the index in 1.31(q31) format */ y0 = pYData[index]; y1 = pYData[index + 1u]; /* Calculation of y0 * (1-fract) and y is in 2.30 format */ y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32)); /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */ y += ((q31_t) (((q63_t) y1 * fract) >> 32)); /* Convert y to 1.31 format */ return (y << 1u); } } /** * * @brief Process function for the Q15 Linear Interpolation Function. * @param[in] *pYData pointer to Q15 Linear Interpolation table * @param[in] x input sample to process * @param[in] nValues number of table values * @return y processed output sample. * * \par * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. * This function can support maximum of table size 2^12. * */ static __INLINE q15_t arm_linear_interp_q15( q15_t * pYData, q31_t x, uint32_t nValues) { q63_t y; /* output */ q15_t y0, y1; /* Nearest output values */ q31_t fract; /* fractional part */ int32_t index; /* Index to read nearest output values */ /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ index = ((x & 0xFFF00000) >> 20u); if(index >= (int32_t)(nValues - 1)) { return (pYData[nValues - 1]); } else if(index < 0) { return (pYData[0]); } else { /* 20 bits for the fractional part */ /* fract is in 12.20 format */ fract = (x & 0x000FFFFF); /* Read two nearest output values from the index */ y0 = pYData[index]; y1 = pYData[index + 1u]; /* Calculation of y0 * (1-fract) and y is in 13.35 format */ y = ((q63_t) y0 * (0xFFFFF - fract)); /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */ y += ((q63_t) y1 * (fract)); /* convert y to 1.15 format */ return (y >> 20); } } /** * * @brief Process function for the Q7 Linear Interpolation Function. * @param[in] *pYData pointer to Q7 Linear Interpolation table * @param[in] x input sample to process * @param[in] nValues number of table values * @return y processed output sample. * * \par * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. * This function can support maximum of table size 2^12. */ static __INLINE q7_t arm_linear_interp_q7( q7_t * pYData, q31_t x, uint32_t nValues) { q31_t y; /* output */ q7_t y0, y1; /* Nearest output values */ q31_t fract; /* fractional part */ uint32_t index; /* Index to read nearest output values */ /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ if (x < 0) { return (pYData[0]); } index = (x >> 20) & 0xfff; if(index >= (nValues - 1)) { return (pYData[nValues - 1]); } else { /* 20 bits for the fractional part */ /* fract is in 12.20 format */ fract = (x & 0x000FFFFF); /* Read two nearest output values from the index and are in 1.7(q7) format */ y0 = pYData[index]; y1 = pYData[index + 1u]; /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */ y = ((y0 * (0xFFFFF - fract))); /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */ y += (y1 * fract); /* convert y to 1.7(q7) format */ return (y >> 20u); } } /** * @} end of LinearInterpolate group */ /** * @brief Fast approximation to the trigonometric sine function for floating-point data. * @param[in] x input value in radians. * @return sin(x). */ float32_t arm_sin_f32( float32_t x); /** * @brief Fast approximation to the trigonometric sine function for Q31 data. * @param[in] x Scaled input value in radians. * @return sin(x). */ q31_t arm_sin_q31( q31_t x); /** * @brief Fast approximation to the trigonometric sine function for Q15 data. * @param[in] x Scaled input value in radians. * @return sin(x). */ q15_t arm_sin_q15( q15_t x); /** * @brief Fast approximation to the trigonometric cosine function for floating-point data. * @param[in] x input value in radians. * @return cos(x). */ float32_t arm_cos_f32( float32_t x); /** * @brief Fast approximation to the trigonometric cosine function for Q31 data. * @param[in] x Scaled input value in radians. * @return cos(x). */ q31_t arm_cos_q31( q31_t x); /** * @brief Fast approximation to the trigonometric cosine function for Q15 data. * @param[in] x Scaled input value in radians. * @return cos(x). */ q15_t arm_cos_q15( q15_t x); /** * @ingroup groupFastMath */ /** * @defgroup SQRT Square Root * * Computes the square root of a number. * There are separate functions for Q15, Q31, and floating-point data types. * The square root function is computed using the Newton-Raphson algorithm. * This is an iterative algorithm of the form: * 
   *      x1 = x0 - f(x0)/f'(x0)
   *
* where x1 is the current estimate, * x0 is the previous estimate, and * f'(x0) is the derivative of f() evaluated at x0. * For the square root function, the algorithm reduces to: * 
   *     x0 = in/2                         [initial guess]
   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
   *
*/ /** * @addtogroup SQRT * @{ */ /** * @brief Floating-point square root function. * @param[in] in input value. * @param[out] *pOut square root of input value. * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if * in is negative value and returns zero output for negative values. */ static __INLINE arm_status arm_sqrt_f32( float32_t in, float32_t * pOut) { if(in > 0) { // #if __FPU_USED #if (__FPU_USED == 1) && defined ( __CC_ARM ) *pOut = __sqrtf(in); #else *pOut = sqrtf(in); #endif return (ARM_MATH_SUCCESS); } else { *pOut = 0.0f; return (ARM_MATH_ARGUMENT_ERROR); } } /** * @brief Q31 square root function. * @param[in] in input value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. * @param[out] *pOut square root of input value. * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if * in is negative value and returns zero output for negative values. */ arm_status arm_sqrt_q31( q31_t in, q31_t * pOut); /** * @brief Q15 square root function. * @param[in] in input value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF. * @param[out] *pOut square root of input value. * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if * in is negative value and returns zero output for negative values. */ arm_status arm_sqrt_q15( q15_t in, q15_t * pOut); /** * @} end of SQRT group */ /** * @brief floating-point Circular write function. */ static __INLINE void arm_circularWrite_f32( int32_t * circBuffer, int32_t L, uint16_t * writeOffset, int32_t bufferInc, const int32_t * src, int32_t srcInc, uint32_t blockSize) { uint32_t i = 0u; int32_t wOffset; /* Copy the value of Index pointer that points * to the current location where the input samples to be copied */ wOffset = *writeOffset; /* Loop over the blockSize */ i = blockSize; while(i > 0u) { /* copy the input sample to the circular buffer */ circBuffer[wOffset] = *src; /* Update the input pointer */ src += srcInc; /* Circularly update wOffset. Watch out for positive and negative value */ wOffset += bufferInc; if(wOffset >= L) wOffset -= L; /* Decrement the loop counter */ i--; } /* Update the index pointer */ *writeOffset = wOffset; } /** * @brief floating-point Circular Read function. */ static __INLINE void arm_circularRead_f32( int32_t * circBuffer, int32_t L, int32_t * readOffset, int32_t bufferInc, int32_t * dst, int32_t * dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize) { uint32_t i = 0u; int32_t rOffset, dst_end; /* Copy the value of Index pointer that points * to the current location from where the input samples to be read */ rOffset = *readOffset; dst_end = (int32_t) (dst_base + dst_length); /* Loop over the blockSize */ i = blockSize; while(i > 0u) { /* copy the sample from the circular buffer to the destination buffer */ *dst = circBuffer[rOffset]; /* Update the input pointer */ dst += dstInc; if(dst == (int32_t *) dst_end) { dst = dst_base; } /* Circularly update rOffset. Watch out for positive and negative value */ rOffset += bufferInc; if(rOffset >= L) { rOffset -= L; } /* Decrement the loop counter */ i--; } /* Update the index pointer */ *readOffset = rOffset; } /** * @brief Q15 Circular write function. */ static __INLINE void arm_circularWrite_q15( q15_t * circBuffer, int32_t L, uint16_t * writeOffset, int32_t bufferInc, const q15_t * src, int32_t srcInc, uint32_t blockSize) { uint32_t i = 0u; int32_t wOffset; /* Copy the value of Index pointer that points * to the current location where the input samples to be copied */ wOffset = *writeOffset; /* Loop over the blockSize */ i = blockSize; while(i > 0u) { /* copy the input sample to the circular buffer */ circBuffer[wOffset] = *src; /* Update the input pointer */ src += srcInc; /* Circularly update wOffset. Watch out for positive and negative value */ wOffset += bufferInc; if(wOffset >= L) wOffset -= L; /* Decrement the loop counter */ i--; } /* Update the index pointer */ *writeOffset = wOffset; } /** * @brief Q15 Circular Read function. */ static __INLINE void arm_circularRead_q15( q15_t * circBuffer, int32_t L, int32_t * readOffset, int32_t bufferInc, q15_t * dst, q15_t * dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize) { uint32_t i = 0; int32_t rOffset, dst_end; /* Copy the value of Index pointer that points * to the current location from where the input samples to be read */ rOffset = *readOffset; dst_end = (int32_t) (dst_base + dst_length); /* Loop over the blockSize */ i = blockSize; while(i > 0u) { /* copy the sample from the circular buffer to the destination buffer */ *dst = circBuffer[rOffset]; /* Update the input pointer */ dst += dstInc; if(dst == (q15_t *) dst_end) { dst = dst_base; } /* Circularly update wOffset. Watch out for positive and negative value */ rOffset += bufferInc; if(rOffset >= L) { rOffset -= L; } /* Decrement the loop counter */ i--; } /* Update the index pointer */ *readOffset = rOffset; } /** * @brief Q7 Circular write function. */ static __INLINE void arm_circularWrite_q7( q7_t * circBuffer, int32_t L, uint16_t * writeOffset, int32_t bufferInc, const q7_t * src, int32_t srcInc, uint32_t blockSize) { uint32_t i = 0u; int32_t wOffset; /* Copy the value of Index pointer that points * to the current location where the input samples to be copied */ wOffset = *writeOffset; /* Loop over the blockSize */ i = blockSize; while(i > 0u) { /* copy the input sample to the circular buffer */ circBuffer[wOffset] = *src; /* Update the input pointer */ src += srcInc; /* Circularly update wOffset. Watch out for positive and negative value */ wOffset += bufferInc; if(wOffset >= L) wOffset -= L; /* Decrement the loop counter */ i--; } /* Update the index pointer */ *writeOffset = wOffset; } /** * @brief Q7 Circular Read function. */ static __INLINE void arm_circularRead_q7( q7_t * circBuffer, int32_t L, int32_t * readOffset, int32_t bufferInc, q7_t * dst, q7_t * dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize) { uint32_t i = 0; int32_t rOffset, dst_end; /* Copy the value of Index pointer that points * to the current location from where the input samples to be read */ rOffset = *readOffset; dst_end = (int32_t) (dst_base + dst_length); /* Loop over the blockSize */ i = blockSize; while(i > 0u) { /* copy the sample from the circular buffer to the destination buffer */ *dst = circBuffer[rOffset]; /* Update the input pointer */ dst += dstInc; if(dst == (q7_t *) dst_end) { dst = dst_base; } /* Circularly update rOffset. Watch out for positive and negative value */ rOffset += bufferInc; if(rOffset >= L) { rOffset -= L; } /* Decrement the loop counter */ i--; } /* Update the index pointer */ *readOffset = rOffset; } /** * @brief Sum of the squares of the elements of a Q31 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_power_q31( q31_t * pSrc, uint32_t blockSize, q63_t * pResult); /** * @brief Sum of the squares of the elements of a floating-point vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_power_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult); /** * @brief Sum of the squares of the elements of a Q15 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_power_q15( q15_t * pSrc, uint32_t blockSize, q63_t * pResult); /** * @brief Sum of the squares of the elements of a Q7 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_power_q7( q7_t * pSrc, uint32_t blockSize, q31_t * pResult); /** * @brief Mean value of a Q7 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_mean_q7( q7_t * pSrc, uint32_t blockSize, q7_t * pResult); /** * @brief Mean value of a Q15 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_mean_q15( q15_t * pSrc, uint32_t blockSize, q15_t * pResult); /** * @brief Mean value of a Q31 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_mean_q31( q31_t * pSrc, uint32_t blockSize, q31_t * pResult); /** * @brief Mean value of a floating-point vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_mean_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult); /** * @brief Variance of the elements of a floating-point vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_var_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult); /** * @brief Variance of the elements of a Q31 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_var_q31( q31_t * pSrc, uint32_t blockSize, q31_t * pResult); /** * @brief Variance of the elements of a Q15 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_var_q15( q15_t * pSrc, uint32_t blockSize, q15_t * pResult); /** * @brief Root Mean Square of the elements of a floating-point vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_rms_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult); /** * @brief Root Mean Square of the elements of a Q31 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_rms_q31( q31_t * pSrc, uint32_t blockSize, q31_t * pResult); /** * @brief Root Mean Square of the elements of a Q15 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_rms_q15( q15_t * pSrc, uint32_t blockSize, q15_t * pResult); /** * @brief Standard deviation of the elements of a floating-point vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_std_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult); /** * @brief Standard deviation of the elements of a Q31 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_std_q31( q31_t * pSrc, uint32_t blockSize, q31_t * pResult); /** * @brief Standard deviation of the elements of a Q15 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output value. * @return none. */ void arm_std_q15( q15_t * pSrc, uint32_t blockSize, q15_t * pResult); /** * @brief Floating-point complex magnitude * @param[in] *pSrc points to the complex input vector * @param[out] *pDst points to the real output vector * @param[in] numSamples number of complex samples in the input vector * @return none. */ void arm_cmplx_mag_f32( float32_t * pSrc, float32_t * pDst, uint32_t numSamples); /** * @brief Q31 complex magnitude * @param[in] *pSrc points to the complex input vector * @param[out] *pDst points to the real output vector * @param[in] numSamples number of complex samples in the input vector * @return none. */ void arm_cmplx_mag_q31( q31_t * pSrc, q31_t * pDst, uint32_t numSamples); /** * @brief Q15 complex magnitude * @param[in] *pSrc points to the complex input vector * @param[out] *pDst points to the real output vector * @param[in] numSamples number of complex samples in the input vector * @return none. */ void arm_cmplx_mag_q15( q15_t * pSrc, q15_t * pDst, uint32_t numSamples); /** * @brief Q15 complex dot product * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] numSamples number of complex samples in each vector * @param[out] *realResult real part of the result returned here * @param[out] *imagResult imaginary part of the result returned here * @return none. */ void arm_cmplx_dot_prod_q15( q15_t * pSrcA, q15_t * pSrcB, uint32_t numSamples, q31_t * realResult, q31_t * imagResult); /** * @brief Q31 complex dot product * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] numSamples number of complex samples in each vector * @param[out] *realResult real part of the result returned here * @param[out] *imagResult imaginary part of the result returned here * @return none. */ void arm_cmplx_dot_prod_q31( q31_t * pSrcA, q31_t * pSrcB, uint32_t numSamples, q63_t * realResult, q63_t * imagResult); /** * @brief Floating-point complex dot product * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[in] numSamples number of complex samples in each vector * @param[out] *realResult real part of the result returned here * @param[out] *imagResult imaginary part of the result returned here * @return none. */ void arm_cmplx_dot_prod_f32( float32_t * pSrcA, float32_t * pSrcB, uint32_t numSamples, float32_t * realResult, float32_t * imagResult); /** * @brief Q15 complex-by-real multiplication * @param[in] *pSrcCmplx points to the complex input vector * @param[in] *pSrcReal points to the real input vector * @param[out] *pCmplxDst points to the complex output vector * @param[in] numSamples number of samples in each vector * @return none. */ void arm_cmplx_mult_real_q15( q15_t * pSrcCmplx, q15_t * pSrcReal, q15_t * pCmplxDst, uint32_t numSamples); /** * @brief Q31 complex-by-real multiplication * @param[in] *pSrcCmplx points to the complex input vector * @param[in] *pSrcReal points to the real input vector * @param[out] *pCmplxDst points to the complex output vector * @param[in] numSamples number of samples in each vector * @return none. */ void arm_cmplx_mult_real_q31( q31_t * pSrcCmplx, q31_t * pSrcReal, q31_t * pCmplxDst, uint32_t numSamples); /** * @brief Floating-point complex-by-real multiplication * @param[in] *pSrcCmplx points to the complex input vector * @param[in] *pSrcReal points to the real input vector * @param[out] *pCmplxDst points to the complex output vector * @param[in] numSamples number of samples in each vector * @return none. */ void arm_cmplx_mult_real_f32( float32_t * pSrcCmplx, float32_t * pSrcReal, float32_t * pCmplxDst, uint32_t numSamples); /** * @brief Minimum value of a Q7 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *result is output pointer * @param[in] index is the array index of the minimum value in the input buffer. * @return none. */ void arm_min_q7( q7_t * pSrc, uint32_t blockSize, q7_t * result, uint32_t * index); /** * @brief Minimum value of a Q15 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output pointer * @param[in] *pIndex is the array index of the minimum value in the input buffer. * @return none. */ void arm_min_q15( q15_t * pSrc, uint32_t blockSize, q15_t * pResult, uint32_t * pIndex); /** * @brief Minimum value of a Q31 vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output pointer * @param[out] *pIndex is the array index of the minimum value in the input buffer. * @return none. */ void arm_min_q31( q31_t * pSrc, uint32_t blockSize, q31_t * pResult, uint32_t * pIndex); /** * @brief Minimum value of a floating-point vector. * @param[in] *pSrc is input pointer * @param[in] blockSize is the number of samples to process * @param[out] *pResult is output pointer * @param[out] *pIndex is the array index of the minimum value in the input buffer. * @return none. */ void arm_min_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult, uint32_t * pIndex); /** * @brief Maximum value of a Q7 vector. * @param[in] *pSrc points to the input buffer * @param[in] blockSize length of the input vector * @param[out] *pResult maximum value returned here * @param[out] *pIndex index of maximum value returned here * @return none. */ void arm_max_q7( q7_t * pSrc, uint32_t blockSize, q7_t * pResult, uint32_t * pIndex); /** * @brief Maximum value of a Q15 vector. * @param[in] *pSrc points to the input buffer * @param[in] blockSize length of the input vector * @param[out] *pResult maximum value returned here * @param[out] *pIndex index of maximum value returned here * @return none. */ void arm_max_q15( q15_t * pSrc, uint32_t blockSize, q15_t * pResult, uint32_t * pIndex); /** * @brief Maximum value of a Q31 vector. * @param[in] *pSrc points to the input buffer * @param[in] blockSize length of the input vector * @param[out] *pResult maximum value returned here * @param[out] *pIndex index of maximum value returned here * @return none. */ void arm_max_q31( q31_t * pSrc, uint32_t blockSize, q31_t * pResult, uint32_t * pIndex); /** * @brief Maximum value of a floating-point vector. * @param[in] *pSrc points to the input buffer * @param[in] blockSize length of the input vector * @param[out] *pResult maximum value returned here * @param[out] *pIndex index of maximum value returned here * @return none. */ void arm_max_f32( float32_t * pSrc, uint32_t blockSize, float32_t * pResult, uint32_t * pIndex); /** * @brief Q15 complex-by-complex multiplication * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] numSamples number of complex samples in each vector * @return none. */ void arm_cmplx_mult_cmplx_q15( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t numSamples); /** * @brief Q31 complex-by-complex multiplication * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] numSamples number of complex samples in each vector * @return none. */ void arm_cmplx_mult_cmplx_q31( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t numSamples); /** * @brief Floating-point complex-by-complex multiplication * @param[in] *pSrcA points to the first input vector * @param[in] *pSrcB points to the second input vector * @param[out] *pDst points to the output vector * @param[in] numSamples number of complex samples in each vector * @return none. */ void arm_cmplx_mult_cmplx_f32( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t numSamples); /** * @brief Converts the elements of the floating-point vector to Q31 vector. * @param[in] *pSrc points to the floating-point input vector * @param[out] *pDst points to the Q31 output vector * @param[in] blockSize length of the input vector * @return none. */ void arm_float_to_q31( float32_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the floating-point vector to Q15 vector. * @param[in] *pSrc points to the floating-point input vector * @param[out] *pDst points to the Q15 output vector * @param[in] blockSize length of the input vector * @return none */ void arm_float_to_q15( float32_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the floating-point vector to Q7 vector. * @param[in] *pSrc points to the floating-point input vector * @param[out] *pDst points to the Q7 output vector * @param[in] blockSize length of the input vector * @return none */ void arm_float_to_q7( float32_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the Q31 vector to Q15 vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q31_to_q15( q31_t * pSrc, q15_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the Q31 vector to Q7 vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q31_to_q7( q31_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the Q15 vector to floating-point vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q15_to_float( q15_t * pSrc, float32_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the Q15 vector to Q31 vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q15_to_q31( q15_t * pSrc, q31_t * pDst, uint32_t blockSize); /** * @brief Converts the elements of the Q15 vector to Q7 vector. * @param[in] *pSrc is input pointer * @param[out] *pDst is output pointer * @param[in] blockSize is the number of samples to process * @return none. */ void arm_q15_to_q7( q15_t * pSrc, q7_t * pDst, uint32_t blockSize); /** * @ingroup groupInterpolation */ /** * @defgroup BilinearInterpolate Bilinear Interpolation * * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. * The underlying function f(x, y) is sampled on a regular grid and the interpolation process * determines values between the grid points. * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. * Bilinear interpolation is often used in image processing to rescale images. * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types. * * Algorithm * \par * The instance structure used by the bilinear interpolation functions describes a two dimensional data table. * For floating-point, the instance structure is defined as: * 
   *   typedef struct
   *   {
   *     uint16_t numRows;
   *     uint16_t numCols;
   *     float32_t *pData;
   * } arm_bilinear_interp_instance_f32;
   *
* * \par * where numRows specifies the number of rows in the table; * numCols specifies the number of columns in the table; * and pData points to an array of size numRows*numCols values. * The data table pTable is organized in row order and the supplied data values fall on integer indexes. * That is, table element (x,y) is located at pTable[x + y*numCols] where x and y are integers. * * \par * Let (x, y) specify the desired interpolation point. Then define: * 
   *     XF = floor(x)
   *     YF = floor(y)
   *
* \par * The interpolated output point is computed as: * 
   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
   *           + f(XF+1, YF) * (x-XF)*(1-(y-YF))
   *           + f(XF, YF+1) * (1-(x-XF))*(y-YF)
   *           + f(XF+1, YF+1) * (x-XF)*(y-YF)
   *
* Note that the coordinates (x, y) contain integer and fractional components. * The integer components specify which portion of the table to use while the * fractional components control the interpolation processor. * * \par * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output. */ /** * @addtogroup BilinearInterpolate * @{ */ /** * * @brief Floating-point bilinear interpolation. * @param[in,out] *S points to an instance of the interpolation structure. * @param[in] X interpolation coordinate. * @param[in] Y interpolation coordinate. * @return out interpolated value. */ static __INLINE float32_t arm_bilinear_interp_f32( const arm_bilinear_interp_instance_f32 * S, float32_t X, float32_t Y) { float32_t out; float32_t f00, f01, f10, f11; float32_t *pData = S->pData; int32_t xIndex, yIndex, index; float32_t xdiff, ydiff; float32_t b1, b2, b3, b4; xIndex = (int32_t) X; yIndex = (int32_t) Y; /* Care taken for table outside boundary */ /* Returns zero output when values are outside table boundary */ if(xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1)) { return (0); } /* Calculation of index for two nearest points in X-direction */ index = (xIndex - 1) + (yIndex - 1) * S->numCols; /* Read two nearest points in X-direction */ f00 = pData[index]; f01 = pData[index + 1]; /* Calculation of index for two nearest points in Y-direction */ index = (xIndex - 1) + (yIndex) * S->numCols; /* Read two nearest points in Y-direction */ f10 = pData[index]; f11 = pData[index + 1]; /* Calculation of intermediate values */ b1 = f00; b2 = f01 - f00; b3 = f10 - f00; b4 = f00 - f01 - f10 + f11; /* Calculation of fractional part in X */ xdiff = X - xIndex; /* Calculation of fractional part in Y */ ydiff = Y - yIndex; /* Calculation of bi-linear interpolated output */ out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff; /* return to application */ return (out); } /** * * @brief Q31 bilinear interpolation. * @param[in,out] *S points to an instance of the interpolation structure. * @param[in] X interpolation coordinate in 12.20 format. * @param[in] Y interpolation coordinate in 12.20 format. * @return out interpolated value. */ static __INLINE q31_t arm_bilinear_interp_q31( arm_bilinear_interp_instance_q31 * S, q31_t X, q31_t Y) { q31_t out; /* Temporary output */ q31_t acc = 0; /* output */ q31_t xfract, yfract; /* X, Y fractional parts */ q31_t x1, x2, y1, y2; /* Nearest output values */ int32_t rI, cI; /* Row and column indices */ q31_t *pYData = S->pData; /* pointer to output table values */ uint32_t nCols = S->numCols; /* num of rows */ /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ rI = ((X & 0xFFF00000) >> 20u); /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ cI = ((Y & 0xFFF00000) >> 20u); /* Care taken for table outside boundary */ /* Returns zero output when values are outside table boundary */ if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) { return (0); } /* 20 bits for the fractional part */ /* shift left xfract by 11 to keep 1.31 format */ xfract = (X & 0x000FFFFF) << 11u; /* Read two nearest output values from the index */ x1 = pYData[(rI) + nCols * (cI)]; x2 = pYData[(rI) + nCols * (cI) + 1u]; /* 20 bits for the fractional part */ /* shift left yfract by 11 to keep 1.31 format */ yfract = (Y & 0x000FFFFF) << 11u; /* Read two nearest output values from the index */ y1 = pYData[(rI) + nCols * (cI + 1)]; y2 = pYData[(rI) + nCols * (cI + 1) + 1u]; /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */ out = ((q31_t) (((q63_t) x1 * (0x7FFFFFFF - xfract)) >> 32)); acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32)); /* x2 * (xfract) * (1-yfract) in 3.29(q29) and adding to acc */ out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32)); acc += ((q31_t) ((q63_t) out * (xfract) >> 32)); /* y1 * (1 - xfract) * (yfract) in 3.29(q29) and adding to acc */ out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32)); acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); /* y2 * (xfract) * (yfract) in 3.29(q29) and adding to acc */ out = ((q31_t) ((q63_t) y2 * (xfract) >> 32)); acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); /* Convert acc to 1.31(q31) format */ return (acc << 2u); } /** * @brief Q15 bilinear interpolation. * @param[in,out] *S points to an instance of the interpolation structure. * @param[in] X interpolation coordinate in 12.20 format. * @param[in] Y interpolation coordinate in 12.20 format. * @return out interpolated value. */ static __INLINE q15_t arm_bilinear_interp_q15( arm_bilinear_interp_instance_q15 * S, q31_t X, q31_t Y) { q63_t acc = 0; /* output */ q31_t out; /* Temporary output */ q15_t x1, x2, y1, y2; /* Nearest output values */ q31_t xfract, yfract; /* X, Y fractional parts */ int32_t rI, cI; /* Row and column indices */ q15_t *pYData = S->pData; /* pointer to output table values */ uint32_t nCols = S->numCols; /* num of rows */ /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ rI = ((X & 0xFFF00000) >> 20); /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ cI = ((Y & 0xFFF00000) >> 20); /* Care taken for table outside boundary */ /* Returns zero output when values are outside table boundary */ if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) { return (0); } /* 20 bits for the fractional part */ /* xfract should be in 12.20 format */ xfract = (X & 0x000FFFFF); /* Read two nearest output values from the index */ x1 = pYData[(rI) + nCols * (cI)]; x2 = pYData[(rI) + nCols * (cI) + 1u]; /* 20 bits for the fractional part */ /* yfract should be in 12.20 format */ yfract = (Y & 0x000FFFFF); /* Read two nearest output values from the index */ y1 = pYData[(rI) + nCols * (cI + 1)]; y2 = pYData[(rI) + nCols * (cI + 1) + 1u]; /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */ /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */ /* convert 13.35 to 13.31 by right shifting and out is in 1.31 */ out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4u); acc = ((q63_t) out * (0xFFFFF - yfract)); /* x2 * (xfract) * (1-yfract) in 1.51 and adding to acc */ out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4u); acc += ((q63_t) out * (xfract)); /* y1 * (1 - xfract) * (yfract) in 1.51 and adding to acc */ out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4u); acc += ((q63_t) out * (yfract)); /* y2 * (xfract) * (yfract) in 1.51 and adding to acc */ out = (q31_t) (((q63_t) y2 * (xfract)) >> 4u); acc += ((q63_t) out * (yfract)); /* acc is in 13.51 format and down shift acc by 36 times */ /* Convert out to 1.15 format */ return (acc >> 36); } /** * @brief Q7 bilinear interpolation. * @param[in,out] *S points to an instance of the interpolation structure. * @param[in] X interpolation coordinate in 12.20 format. * @param[in] Y interpolation coordinate in 12.20 format. * @return out interpolated value. */ static __INLINE q7_t arm_bilinear_interp_q7( arm_bilinear_interp_instance_q7 * S, q31_t X, q31_t Y) { q63_t acc = 0; /* output */ q31_t out; /* Temporary output */ q31_t xfract, yfract; /* X, Y fractional parts */ q7_t x1, x2, y1, y2; /* Nearest output values */ int32_t rI, cI; /* Row and column indices */ q7_t *pYData = S->pData; /* pointer to output table values */ uint32_t nCols = S->numCols; /* num of rows */ /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ rI = ((X & 0xFFF00000) >> 20); /* Input is in 12.20 format */ /* 12 bits for the table index */ /* Index value calculation */ cI = ((Y & 0xFFF00000) >> 20); /* Care taken for table outside boundary */ /* Returns zero output when values are outside table boundary */ if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) { return (0); } /* 20 bits for the fractional part */ /* xfract should be in 12.20 format */ xfract = (X & 0x000FFFFF); /* Read two nearest output values from the index */ x1 = pYData[(rI) + nCols * (cI)]; x2 = pYData[(rI) + nCols * (cI) + 1u]; /* 20 bits for the fractional part */ /* yfract should be in 12.20 format */ yfract = (Y & 0x000FFFFF); /* Read two nearest output values from the index */ y1 = pYData[(rI) + nCols * (cI + 1)]; y2 = pYData[(rI) + nCols * (cI + 1) + 1u]; /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */ out = ((x1 * (0xFFFFF - xfract))); acc = (((q63_t) out * (0xFFFFF - yfract))); /* x2 * (xfract) * (1-yfract) in 2.22 and adding to acc */ out = ((x2 * (0xFFFFF - yfract))); acc += (((q63_t) out * (xfract))); /* y1 * (1 - xfract) * (yfract) in 2.22 and adding to acc */ out = ((y1 * (0xFFFFF - xfract))); acc += (((q63_t) out * (yfract))); /* y2 * (xfract) * (yfract) in 2.22 and adding to acc */ out = ((y2 * (yfract))); acc += (((q63_t) out * (xfract))); /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */ return (acc >> 40); } /** * @} end of BilinearInterpolate group */ #if defined ( __CC_ARM ) //Keil //SMMLAR #define multAcc_32x32_keep32_R(a, x, y) \ a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32) //SMMLSR #define multSub_32x32_keep32_R(a, x, y) \ a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32) //SMMULR #define mult_32x32_keep32_R(a, x, y) \ a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32) //Enter low optimization region - place directly above function definition #define LOW_OPTIMIZATION_ENTER \ _Pragma ("push") \ _Pragma ("O1") //Exit low optimization region - place directly after end of function definition #define LOW_OPTIMIZATION_EXIT \ _Pragma ("pop") //Enter low optimization region - place directly above function definition #define IAR_ONLY_LOW_OPTIMIZATION_ENTER //Exit low optimization region - place directly after end of function definition #define IAR_ONLY_LOW_OPTIMIZATION_EXIT #elif defined(__ICCARM__) //IAR //SMMLA #define multAcc_32x32_keep32_R(a, x, y) \ a += (q31_t) (((q63_t) x * y) >> 32) //SMMLS #define multSub_32x32_keep32_R(a, x, y) \ a -= (q31_t) (((q63_t) x * y) >> 32) //SMMUL #define mult_32x32_keep32_R(a, x, y) \ a = (q31_t) (((q63_t) x * y ) >> 32) //Enter low optimization region - place directly above function definition #define LOW_OPTIMIZATION_ENTER \ _Pragma ("optimize=low") //Exit low optimization region - place directly after end of function definition #define LOW_OPTIMIZATION_EXIT //Enter low optimization region - place directly above function definition #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \ _Pragma ("optimize=low") //Exit low optimization region - place directly after end of function definition #define IAR_ONLY_LOW_OPTIMIZATION_EXIT #elif defined(__GNUC__) //SMMLA #define multAcc_32x32_keep32_R(a, x, y) \ a += (q31_t) (((q63_t) x * y) >> 32) //SMMLS #define multSub_32x32_keep32_R(a, x, y) \ a -= (q31_t) (((q63_t) x * y) >> 32) //SMMUL #define mult_32x32_keep32_R(a, x, y) \ a = (q31_t) (((q63_t) x * y ) >> 32) #define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") )) #define LOW_OPTIMIZATION_EXIT #define IAR_ONLY_LOW_OPTIMIZATION_ENTER #define IAR_ONLY_LOW_OPTIMIZATION_EXIT #elif defined(__CSMC__) // Cosmic //SMMLA #define multAcc_32x32_keep32_R(a, x, y) \ a += (q31_t) (((q63_t) x * y) >> 32) //SMMLS #define multSub_32x32_keep32_R(a, x, y) \ a -= (q31_t) (((q63_t) x * y) >> 32) //SMMUL #define mult_32x32_keep32_R(a, x, y) \ a = (q31_t) (((q63_t) x * y ) >> 32) #define LOW_OPTIMIZATION_ENTER #define LOW_OPTIMIZATION_EXIT #define IAR_ONLY_LOW_OPTIMIZATION_ENTER #define IAR_ONLY_LOW_OPTIMIZATION_EXIT #endif #ifdef __cplusplus } #endif #endif /* _ARM_MATH_H */ /** * * End of file. */ ================================================ FILE: firmware/system/include/cmsis/cmsis_device.h ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // #ifndef STM32F1_CMSIS_DEVICE_H_ #define STM32F1_CMSIS_DEVICE_H_ #include "stm32f10x.h" #endif // STM32F1_CMSIS_DEVICE_H_ ================================================ FILE: firmware/system/include/cmsis/core_cm0.h ================================================ /**************************************************************************//** * @file core_cm0.h * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File * @version V3.30 * @date 24. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM0_H_GENERIC #define __CORE_CM0_H_GENERIC // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wsign-conversion" #pragma GCC diagnostic ignored "-Wconversion" //#pragma GCC diagnostic ignored "-Wunused-parameter" #endif #ifdef __cplusplus extern "C" { #endif /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.
Function-like macros are used to allow more efficient code. */ /******************************************************************************* * CMSIS definitions ******************************************************************************/ /** \ingroup Cortex_M0 @{ */ /* CMSIS CM0 definitions */ #define __CM0_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define __CM0_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ #define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16) | \ __CM0_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ #define __CORTEX_M (0x00) /*!< Cortex-M Core */ #if defined ( __CC_ARM ) #define __ASM __asm /*!< asm keyword for ARM Compiler */ #define __INLINE __inline /*!< inline keyword for ARM Compiler */ #define __STATIC_INLINE static __inline #elif defined ( __GNUC__ ) #define __ASM __asm /*!< asm keyword for GNU Compiler */ #define __INLINE inline /*!< inline keyword for GNU Compiler */ #define __STATIC_INLINE static inline #elif defined ( __ICCARM__ ) #define __ASM __asm /*!< asm keyword for IAR Compiler */ #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ #define __STATIC_INLINE static inline #elif defined ( __TMS470__ ) #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ #define __STATIC_INLINE static inline #elif defined ( __TASKING__ ) #define __ASM __asm /*!< asm keyword for TASKING Compiler */ #define __INLINE inline /*!< inline keyword for TASKING Compiler */ #define __STATIC_INLINE static inline #elif defined ( __CSMC__ ) /* Cosmic */ #define __packed #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ #define __STATIC_INLINE static inline #endif /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all */ #define __FPU_USED 0 #if defined ( __CC_ARM ) #if defined __TARGET_FPU_VFP #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __GNUC__ ) #if defined (__VFP_FP__) && !defined(__SOFTFP__) #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __ICCARM__ ) #if defined __ARMVFP__ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TMS470__ ) #if defined __TI__VFP_SUPPORT____ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TASKING__ ) #if defined __FPU_VFP__ #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __CSMC__ ) /* Cosmic */ #if ( __CSMC__ & 0x400) // FPU present for parser #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #endif #include /* standard types definitions */ #include /* Core Instruction Access */ #include /* Core Function Access */ #endif /* __CORE_CM0_H_GENERIC */ #ifndef __CMSIS_GENERIC #ifndef __CORE_CM0_H_DEPENDANT #define __CORE_CM0_H_DEPENDANT /* check device defines and use defaults */ #if defined __CHECK_DEVICE_DEFINES #ifndef __CM0_REV #define __CM0_REV 0x0000 #warning "__CM0_REV not defined in device header file; using default!" #endif #ifndef __NVIC_PRIO_BITS #define __NVIC_PRIO_BITS 2 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" #endif #ifndef __Vendor_SysTickConfig #define __Vendor_SysTickConfig 0 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" #endif #endif /* IO definitions (access restrictions to peripheral registers) */ /** \defgroup CMSIS_glob_defs CMSIS Global Defines IO Type Qualifiers are used \li to specify the access to peripheral variables. \li for automatic generation of peripheral register debug information. */ #ifdef __cplusplus #define __I volatile /*!< Defines 'read only' permissions */ #else #define __I volatile const /*!< Defines 'read only' permissions */ #endif #define __O volatile /*!< Defines 'write only' permissions */ #define __IO volatile /*!< Defines 'read / write' permissions */ /*@} end of group Cortex_M0 */ /******************************************************************************* * Register Abstraction Core Register contain: - Core Register - Core NVIC Register - Core SCB Register - Core SysTick Register ******************************************************************************/ /** \defgroup CMSIS_core_register Defines and Type Definitions \brief Type definitions and defines for Cortex-M processor based devices. */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CORE Status and Control Registers \brief Core Register type definitions. @{ */ /** \brief Union type to access the Application Program Status Register (APSR). */ typedef union { struct { #if (__CORTEX_M != 0x04) uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ #else uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ #endif uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } APSR_Type; /** \brief Union type to access the Interrupt Program Status Register (IPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } IPSR_Type; /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ #if (__CORTEX_M != 0x04) uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ #else uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ #endif uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } xPSR_Type; /** \brief Union type to access the Control Registers (CONTROL). */ typedef union { struct { uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } CONTROL_Type; /*@} end of group CMSIS_CORE */ /** \ingroup CMSIS_core_register \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers @{ */ /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). */ typedef struct { __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ uint32_t RESERVED0[31]; __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ uint32_t RSERVED1[31]; __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ uint32_t RESERVED2[31]; __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ uint32_t RESERVED3[31]; uint32_t RESERVED4[64]; __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ } NVIC_Type; /*@} end of group CMSIS_NVIC */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCB System Control Block (SCB) \brief Type definitions for the System Control Block Registers @{ */ /** \brief Structure type to access the System Control Block (SCB). */ typedef struct { __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ uint32_t RESERVED0; __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ uint32_t RESERVED1; __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ } SCB_Type; /* SCB CPUID Register Definitions */ #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ /* SCB Application Interrupt and Reset Control Register Definitions */ #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ /* SCB System Control Register Definitions */ #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ /* SCB Configuration Control Register Definitions */ #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ /* SCB System Handler Control and State Register Definitions */ #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ /*@} end of group CMSIS_SCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SysTick System Tick Timer (SysTick) \brief Type definitions for the System Timer Registers. @{ */ /** \brief Structure type to access the System Timer (SysTick). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ } SysTick_Type; /* SysTick Control / Status Register Definitions */ #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ /* SysTick Reload Register Definitions */ #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ /* SysTick Current Register Definitions */ #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ /* SysTick Calibration Register Definitions */ #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ /*@} end of group CMSIS_SysTick */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file. @{ */ /*@} end of group CMSIS_CoreDebug */ /** \ingroup CMSIS_core_register \defgroup CMSIS_core_base Core Definitions \brief Definitions for base addresses, unions, and structures. @{ */ /* Memory mapping of Cortex-M0 Hardware */ #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ /*@} */ /******************************************************************************* * Hardware Abstraction Layer Core Function Interface contains: - Core NVIC Functions - Core SysTick Functions - Core Register Access Functions ******************************************************************************/ /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference */ /* ########################## NVIC functions #################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_NVICFunctions NVIC Functions \brief Functions that manage interrupts and exceptions via the NVIC. @{ */ /* Interrupt Priorities are WORD accessible only under ARMv6M */ /* The following MACROS handle generation of the register offset and byte masks */ #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) /** \brief Enable External Interrupt The function enables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) { NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Disable External Interrupt The function disables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) { NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Get Pending Interrupt The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not pending. \return 1 Interrupt status is pending. */ __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) { return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); } /** \brief Set Pending Interrupt The function sets the pending bit of an external interrupt. \param [in] IRQn Interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) { NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Clear Pending Interrupt The function clears the pending bit of an external interrupt. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) { NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ } /** \brief Set Interrupt Priority The function sets the priority of an interrupt. \note The priority cannot be set for every core interrupt. \param [in] IRQn Interrupt number. \param [in] priority Priority to set. */ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { if(IRQn < 0) { SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } else { NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } } /** \brief Get Interrupt Priority The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. \param [in] IRQn Interrupt number. \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. */ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) { if(IRQn < 0) { return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ else { return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ } /** \brief System Reset The function initiates a system reset request to reset the MCU. */ __STATIC_INLINE void NVIC_SystemReset(void) { __DSB(); /* Ensure all outstanding memory accesses included buffered write are completed before reset */ SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | SCB_AIRCR_SYSRESETREQ_Msk); __DSB(); /* Ensure completion of memory access */ while(1); /* wait until reset */ } /*@} end of CMSIS_Core_NVICFunctions */ /* ################################## SysTick function ############################################ */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_SysTickFunctions SysTick Functions \brief Functions that configure the System. @{ */ #if (__Vendor_SysTickConfig == 0) /** \brief System Tick Configuration The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. \param [in] ticks Number of ticks between two interrupts. \return 0 Function succeeded. \return 1 Function failed. \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ SysTick->LOAD = ticks - 1; /* set reload register */ NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ SysTick->VAL = 0; /* Load the SysTick Counter Value */ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0); /* Function successful */ } #endif /*@} end of CMSIS_Core_SysTickFunctions */ #endif /* __CORE_CM0_H_DEPENDANT */ #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __CMSIS_GENERIC */ ================================================ FILE: firmware/system/include/cmsis/core_cm0plus.h ================================================ /**************************************************************************//** * @file core_cm0plus.h * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File * @version V3.30 * @date 24. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM0PLUS_H_GENERIC #define __CORE_CM0PLUS_H_GENERIC // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wsign-conversion" #pragma GCC diagnostic ignored "-Wconversion" //#pragma GCC diagnostic ignored "-Wunused-parameter" #endif #ifdef __cplusplus extern "C" { #endif /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.
Function-like macros are used to allow more efficient code. */ /******************************************************************************* * CMSIS definitions ******************************************************************************/ /** \ingroup Cortex-M0+ @{ */ /* CMSIS CM0P definitions */ #define __CM0PLUS_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define __CM0PLUS_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ #define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16) | \ __CM0PLUS_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */ #define __CORTEX_M (0x00) /*!< Cortex-M Core */ #if defined ( __CC_ARM ) #define __ASM __asm /*!< asm keyword for ARM Compiler */ #define __INLINE __inline /*!< inline keyword for ARM Compiler */ #define __STATIC_INLINE static __inline #elif defined ( __GNUC__ ) #define __ASM __asm /*!< asm keyword for GNU Compiler */ #define __INLINE inline /*!< inline keyword for GNU Compiler */ #define __STATIC_INLINE static inline #elif defined ( __ICCARM__ ) #define __ASM __asm /*!< asm keyword for IAR Compiler */ #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ #define __STATIC_INLINE static inline #elif defined ( __TMS470__ ) #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ #define __STATIC_INLINE static inline #elif defined ( __TASKING__ ) #define __ASM __asm /*!< asm keyword for TASKING Compiler */ #define __INLINE inline /*!< inline keyword for TASKING Compiler */ #define __STATIC_INLINE static inline #elif defined ( __CSMC__ ) /* Cosmic */ #define __packed #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ #define __STATIC_INLINE static inline #endif /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all */ #define __FPU_USED 0 #if defined ( __CC_ARM ) #if defined __TARGET_FPU_VFP #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __GNUC__ ) #if defined (__VFP_FP__) && !defined(__SOFTFP__) #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __ICCARM__ ) #if defined __ARMVFP__ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TMS470__ ) #if defined __TI__VFP_SUPPORT____ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TASKING__ ) #if defined __FPU_VFP__ #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __CSMC__ ) /* Cosmic */ #if ( __CSMC__ & 0x400) // FPU present for parser #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #endif #include /* standard types definitions */ #include /* Core Instruction Access */ #include /* Core Function Access */ #endif /* __CORE_CM0PLUS_H_GENERIC */ #ifndef __CMSIS_GENERIC #ifndef __CORE_CM0PLUS_H_DEPENDANT #define __CORE_CM0PLUS_H_DEPENDANT /* check device defines and use defaults */ #if defined __CHECK_DEVICE_DEFINES #ifndef __CM0PLUS_REV #define __CM0PLUS_REV 0x0000 #warning "__CM0PLUS_REV not defined in device header file; using default!" #endif #ifndef __MPU_PRESENT #define __MPU_PRESENT 0 #warning "__MPU_PRESENT not defined in device header file; using default!" #endif #ifndef __VTOR_PRESENT #define __VTOR_PRESENT 0 #warning "__VTOR_PRESENT not defined in device header file; using default!" #endif #ifndef __NVIC_PRIO_BITS #define __NVIC_PRIO_BITS 2 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" #endif #ifndef __Vendor_SysTickConfig #define __Vendor_SysTickConfig 0 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" #endif #endif /* IO definitions (access restrictions to peripheral registers) */ /** \defgroup CMSIS_glob_defs CMSIS Global Defines IO Type Qualifiers are used \li to specify the access to peripheral variables. \li for automatic generation of peripheral register debug information. */ #ifdef __cplusplus #define __I volatile /*!< Defines 'read only' permissions */ #else #define __I volatile const /*!< Defines 'read only' permissions */ #endif #define __O volatile /*!< Defines 'write only' permissions */ #define __IO volatile /*!< Defines 'read / write' permissions */ /*@} end of group Cortex-M0+ */ /******************************************************************************* * Register Abstraction Core Register contain: - Core Register - Core NVIC Register - Core SCB Register - Core SysTick Register - Core MPU Register ******************************************************************************/ /** \defgroup CMSIS_core_register Defines and Type Definitions \brief Type definitions and defines for Cortex-M processor based devices. */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CORE Status and Control Registers \brief Core Register type definitions. @{ */ /** \brief Union type to access the Application Program Status Register (APSR). */ typedef union { struct { #if (__CORTEX_M != 0x04) uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ #else uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ #endif uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } APSR_Type; /** \brief Union type to access the Interrupt Program Status Register (IPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } IPSR_Type; /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ #if (__CORTEX_M != 0x04) uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ #else uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ #endif uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } xPSR_Type; /** \brief Union type to access the Control Registers (CONTROL). */ typedef union { struct { uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } CONTROL_Type; /*@} end of group CMSIS_CORE */ /** \ingroup CMSIS_core_register \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers @{ */ /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). */ typedef struct { __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ uint32_t RESERVED0[31]; __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ uint32_t RSERVED1[31]; __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ uint32_t RESERVED2[31]; __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ uint32_t RESERVED3[31]; uint32_t RESERVED4[64]; __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ } NVIC_Type; /*@} end of group CMSIS_NVIC */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCB System Control Block (SCB) \brief Type definitions for the System Control Block Registers @{ */ /** \brief Structure type to access the System Control Block (SCB). */ typedef struct { __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ #if (__VTOR_PRESENT == 1) __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ #else uint32_t RESERVED0; #endif __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ uint32_t RESERVED1; __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ } SCB_Type; /* SCB CPUID Register Definitions */ #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ #if (__VTOR_PRESENT == 1) /* SCB Interrupt Control State Register Definitions */ #define SCB_VTOR_TBLOFF_Pos 8 /*!< SCB VTOR: TBLOFF Position */ #define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ #endif /* SCB Application Interrupt and Reset Control Register Definitions */ #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ /* SCB System Control Register Definitions */ #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ /* SCB Configuration Control Register Definitions */ #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ /* SCB System Handler Control and State Register Definitions */ #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ /*@} end of group CMSIS_SCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SysTick System Tick Timer (SysTick) \brief Type definitions for the System Timer Registers. @{ */ /** \brief Structure type to access the System Timer (SysTick). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ } SysTick_Type; /* SysTick Control / Status Register Definitions */ #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ /* SysTick Reload Register Definitions */ #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ /* SysTick Current Register Definitions */ #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ /* SysTick Calibration Register Definitions */ #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ /*@} end of group CMSIS_SysTick */ #if (__MPU_PRESENT == 1) /** \ingroup CMSIS_core_register \defgroup CMSIS_MPU Memory Protection Unit (MPU) \brief Type definitions for the Memory Protection Unit (MPU) @{ */ /** \brief Structure type to access the Memory Protection Unit (MPU). */ typedef struct { __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ } MPU_Type; /* MPU Type Register */ #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ /* MPU Control Register */ #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ /* MPU Region Number Register */ #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ /* MPU Region Base Address Register */ #define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */ #define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ /* MPU Region Attribute and Size Register */ #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ /*@} end of group CMSIS_MPU */ #endif /** \ingroup CMSIS_core_register \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file. @{ */ /*@} end of group CMSIS_CoreDebug */ /** \ingroup CMSIS_core_register \defgroup CMSIS_core_base Core Definitions \brief Definitions for base addresses, unions, and structures. @{ */ /* Memory mapping of Cortex-M0+ Hardware */ #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ #if (__MPU_PRESENT == 1) #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ #endif /*@} */ /******************************************************************************* * Hardware Abstraction Layer Core Function Interface contains: - Core NVIC Functions - Core SysTick Functions - Core Register Access Functions ******************************************************************************/ /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference */ /* ########################## NVIC functions #################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_NVICFunctions NVIC Functions \brief Functions that manage interrupts and exceptions via the NVIC. @{ */ /* Interrupt Priorities are WORD accessible only under ARMv6M */ /* The following MACROS handle generation of the register offset and byte masks */ #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) /** \brief Enable External Interrupt The function enables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) { NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Disable External Interrupt The function disables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) { NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Get Pending Interrupt The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not pending. \return 1 Interrupt status is pending. */ __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) { return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); } /** \brief Set Pending Interrupt The function sets the pending bit of an external interrupt. \param [in] IRQn Interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) { NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Clear Pending Interrupt The function clears the pending bit of an external interrupt. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) { NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ } /** \brief Set Interrupt Priority The function sets the priority of an interrupt. \note The priority cannot be set for every core interrupt. \param [in] IRQn Interrupt number. \param [in] priority Priority to set. */ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { if(IRQn < 0) { SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } else { NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } } /** \brief Get Interrupt Priority The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. \param [in] IRQn Interrupt number. \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. */ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) { if(IRQn < 0) { return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ else { return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ } /** \brief System Reset The function initiates a system reset request to reset the MCU. */ __STATIC_INLINE void NVIC_SystemReset(void) { __DSB(); /* Ensure all outstanding memory accesses included buffered write are completed before reset */ SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | SCB_AIRCR_SYSRESETREQ_Msk); __DSB(); /* Ensure completion of memory access */ while(1); /* wait until reset */ } /*@} end of CMSIS_Core_NVICFunctions */ /* ################################## SysTick function ############################################ */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_SysTickFunctions SysTick Functions \brief Functions that configure the System. @{ */ #if (__Vendor_SysTickConfig == 0) /** \brief System Tick Configuration The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. \param [in] ticks Number of ticks between two interrupts. \return 0 Function succeeded. \return 1 Function failed. \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ SysTick->LOAD = ticks - 1; /* set reload register */ NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ SysTick->VAL = 0; /* Load the SysTick Counter Value */ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0); /* Function successful */ } #endif /*@} end of CMSIS_Core_SysTickFunctions */ #endif /* __CORE_CM0PLUS_H_DEPENDANT */ #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __CMSIS_GENERIC */ ================================================ FILE: firmware/system/include/cmsis/core_cm3.h ================================================ /**************************************************************************//** * @file core_cm3.h * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File * @version V3.30 * @date 24. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM3_H_GENERIC #define __CORE_CM3_H_GENERIC // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wsign-conversion" #pragma GCC diagnostic ignored "-Wconversion" //#pragma GCC diagnostic ignored "-Wunused-parameter" #endif #ifdef __cplusplus extern "C" { #endif /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.
Function-like macros are used to allow more efficient code. */ /******************************************************************************* * CMSIS definitions ******************************************************************************/ /** \ingroup Cortex_M3 @{ */ /* CMSIS CM3 definitions */ #define __CM3_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define __CM3_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ #define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | \ __CM3_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ #define __CORTEX_M (0x03) /*!< Cortex-M Core */ #if defined ( __CC_ARM ) #define __ASM __asm /*!< asm keyword for ARM Compiler */ #define __INLINE __inline /*!< inline keyword for ARM Compiler */ #define __STATIC_INLINE static __inline #elif defined ( __GNUC__ ) #define __ASM __asm /*!< asm keyword for GNU Compiler */ #define __INLINE inline /*!< inline keyword for GNU Compiler */ #define __STATIC_INLINE static inline #elif defined ( __ICCARM__ ) #define __ASM __asm /*!< asm keyword for IAR Compiler */ #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ #define __STATIC_INLINE static inline #elif defined ( __TMS470__ ) #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ #define __STATIC_INLINE static inline #elif defined ( __TASKING__ ) #define __ASM __asm /*!< asm keyword for TASKING Compiler */ #define __INLINE inline /*!< inline keyword for TASKING Compiler */ #define __STATIC_INLINE static inline #elif defined ( __CSMC__ ) /* Cosmic */ #define __packed #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ #define __STATIC_INLINE static inline #endif /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all */ #define __FPU_USED 0 #if defined ( __CC_ARM ) #if defined __TARGET_FPU_VFP #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __GNUC__ ) #if defined (__VFP_FP__) && !defined(__SOFTFP__) #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __ICCARM__ ) #if defined __ARMVFP__ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TMS470__ ) #if defined __TI__VFP_SUPPORT____ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TASKING__ ) #if defined __FPU_VFP__ #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __CSMC__ ) /* Cosmic */ #if ( __CSMC__ & 0x400) // FPU present for parser #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #endif #include /* standard types definitions */ #include /* Core Instruction Access */ #include /* Core Function Access */ #endif /* __CORE_CM3_H_GENERIC */ #ifndef __CMSIS_GENERIC #ifndef __CORE_CM3_H_DEPENDANT #define __CORE_CM3_H_DEPENDANT /* check device defines and use defaults */ #if defined __CHECK_DEVICE_DEFINES #ifndef __CM3_REV #define __CM3_REV 0x0200 #warning "__CM3_REV not defined in device header file; using default!" #endif #ifndef __MPU_PRESENT #define __MPU_PRESENT 0 #warning "__MPU_PRESENT not defined in device header file; using default!" #endif #ifndef __NVIC_PRIO_BITS #define __NVIC_PRIO_BITS 4 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" #endif #ifndef __Vendor_SysTickConfig #define __Vendor_SysTickConfig 0 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" #endif #endif /* IO definitions (access restrictions to peripheral registers) */ /** \defgroup CMSIS_glob_defs CMSIS Global Defines IO Type Qualifiers are used \li to specify the access to peripheral variables. \li for automatic generation of peripheral register debug information. */ #ifdef __cplusplus #define __I volatile /*!< Defines 'read only' permissions */ #else #define __I volatile const /*!< Defines 'read only' permissions */ #endif #define __O volatile /*!< Defines 'write only' permissions */ #define __IO volatile /*!< Defines 'read / write' permissions */ /*@} end of group Cortex_M3 */ /******************************************************************************* * Register Abstraction Core Register contain: - Core Register - Core NVIC Register - Core SCB Register - Core SysTick Register - Core Debug Register - Core MPU Register ******************************************************************************/ /** \defgroup CMSIS_core_register Defines and Type Definitions \brief Type definitions and defines for Cortex-M processor based devices. */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CORE Status and Control Registers \brief Core Register type definitions. @{ */ /** \brief Union type to access the Application Program Status Register (APSR). */ typedef union { struct { #if (__CORTEX_M != 0x04) uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ #else uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ #endif uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } APSR_Type; /** \brief Union type to access the Interrupt Program Status Register (IPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } IPSR_Type; /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ #if (__CORTEX_M != 0x04) uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ #else uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ #endif uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } xPSR_Type; /** \brief Union type to access the Control Registers (CONTROL). */ typedef union { struct { uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } CONTROL_Type; /*@} end of group CMSIS_CORE */ /** \ingroup CMSIS_core_register \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers @{ */ /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). */ typedef struct { __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ uint32_t RESERVED0[24]; __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ uint32_t RSERVED1[24]; __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ uint32_t RESERVED2[24]; __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ uint32_t RESERVED3[24]; __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ uint32_t RESERVED4[56]; __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ uint32_t RESERVED5[644]; __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ } NVIC_Type; /* Software Triggered Interrupt Register Definitions */ #define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */ #define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */ /*@} end of group CMSIS_NVIC */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCB System Control Block (SCB) \brief Type definitions for the System Control Block Registers @{ */ /** \brief Structure type to access the System Control Block (SCB). */ typedef struct { __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ uint32_t RESERVED0[5]; __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ } SCB_Type; /* SCB CPUID Register Definitions */ #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ #define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */ #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ /* SCB Vector Table Offset Register Definitions */ #if (__CM3_REV < 0x0201) /* core r2p1 */ #define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */ #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ #define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ #else #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ #endif /* SCB Application Interrupt and Reset Control Register Definitions */ #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ #define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */ #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ #define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */ #define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */ /* SCB System Control Register Definitions */ #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ /* SCB Configuration Control Register Definitions */ #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ #define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */ #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ #define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */ #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ #define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */ #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ #define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */ #define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */ /* SCB System Handler Control and State Register Definitions */ #define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */ #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ #define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */ #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ #define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */ #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ #define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */ #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ #define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */ #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ #define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */ #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ #define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */ #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ #define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */ #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ #define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */ #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ #define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */ #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ #define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */ #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ #define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */ #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ #define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */ #define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */ /* SCB Configurable Fault Status Registers Definitions */ #define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */ #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ #define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */ #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ #define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */ #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ /* SCB Hard Fault Status Registers Definitions */ #define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */ #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ #define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */ #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ #define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */ #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ /* SCB Debug Fault Status Register Definitions */ #define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */ #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ #define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */ #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ #define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */ #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ #define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */ #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ #define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */ #define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */ /*@} end of group CMSIS_SCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) \brief Type definitions for the System Control and ID Register not in the SCB @{ */ /** \brief Structure type to access the System Control and ID Register not in the SCB. */ typedef struct { uint32_t RESERVED0[1]; __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ #if ((defined __CM3_REV) && (__CM3_REV >= 0x200)) __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ #else uint32_t RESERVED1[1]; #endif } SCnSCB_Type; /* Interrupt Controller Type Register Definitions */ #define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */ #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */ /* Auxiliary Control Register Definitions */ #define SCnSCB_ACTLR_DISFOLD_Pos 2 /*!< ACTLR: DISFOLD Position */ #define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ #define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /*!< ACTLR: DISDEFWBUF Position */ #define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ #define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */ #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */ /*@} end of group CMSIS_SCnotSCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SysTick System Tick Timer (SysTick) \brief Type definitions for the System Timer Registers. @{ */ /** \brief Structure type to access the System Timer (SysTick). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ } SysTick_Type; /* SysTick Control / Status Register Definitions */ #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ /* SysTick Reload Register Definitions */ #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ /* SysTick Current Register Definitions */ #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ /* SysTick Calibration Register Definitions */ #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ /*@} end of group CMSIS_SysTick */ /** \ingroup CMSIS_core_register \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) \brief Type definitions for the Instrumentation Trace Macrocell (ITM) @{ */ /** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). */ typedef struct { __O union { __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ uint32_t RESERVED0[864]; __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ uint32_t RESERVED1[15]; __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ uint32_t RESERVED2[15]; __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ uint32_t RESERVED3[29]; __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ uint32_t RESERVED4[43]; __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ uint32_t RESERVED5[6]; __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ } ITM_Type; /* ITM Trace Privilege Register Definitions */ #define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */ #define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */ /* ITM Trace Control Register Definitions */ #define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */ #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ #define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */ #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ #define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */ #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ #define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */ #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ #define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */ #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ #define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */ #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ #define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */ #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ #define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */ #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ #define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */ #define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */ /* ITM Integration Write Register Definitions */ #define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */ #define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */ /* ITM Integration Read Register Definitions */ #define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */ #define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */ /* ITM Integration Mode Control Register Definitions */ #define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */ #define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */ /* ITM Lock Status Register Definitions */ #define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */ #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ #define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */ #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ #define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */ #define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */ /*@}*/ /* end of group CMSIS_ITM */ /** \ingroup CMSIS_core_register \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) \brief Type definitions for the Data Watchpoint and Trace (DWT) @{ */ /** \brief Structure type to access the Data Watchpoint and Trace Register (DWT). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ uint32_t RESERVED0[1]; __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ uint32_t RESERVED1[1]; __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ uint32_t RESERVED2[1]; __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ } DWT_Type; /* DWT Control Register Definitions */ #define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */ #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ #define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */ #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ #define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */ #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ #define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */ #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ #define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */ #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ #define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */ #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ #define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */ #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ #define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */ #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ #define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */ #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ #define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */ #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ #define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */ #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ #define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */ #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ #define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */ #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ #define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */ #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ #define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */ #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ #define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */ #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ #define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */ #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ #define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */ #define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */ /* DWT CPI Count Register Definitions */ #define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */ #define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */ /* DWT Exception Overhead Count Register Definitions */ #define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */ #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */ /* DWT Sleep Count Register Definitions */ #define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */ #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ /* DWT LSU Count Register Definitions */ #define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */ #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */ /* DWT Folded-instruction Count Register Definitions */ #define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */ #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */ /* DWT Comparator Mask Register Definitions */ #define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */ #define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */ /* DWT Comparator Function Register Definitions */ #define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */ #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ #define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */ #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ #define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */ #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ #define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */ #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ #define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */ #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ #define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */ #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ #define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */ #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ #define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */ #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ #define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */ #define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */ /*@}*/ /* end of group CMSIS_DWT */ /** \ingroup CMSIS_core_register \defgroup CMSIS_TPI Trace Port Interface (TPI) \brief Type definitions for the Trace Port Interface (TPI) @{ */ /** \brief Structure type to access the Trace Port Interface Register (TPI). */ typedef struct { __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ uint32_t RESERVED0[2]; __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ uint32_t RESERVED1[55]; __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ uint32_t RESERVED2[131]; __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ uint32_t RESERVED3[759]; __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ uint32_t RESERVED4[1]; __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ uint32_t RESERVED5[39]; __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ uint32_t RESERVED7[8]; __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ } TPI_Type; /* TPI Asynchronous Clock Prescaler Register Definitions */ #define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */ #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */ /* TPI Selected Pin Protocol Register Definitions */ #define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */ #define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */ /* TPI Formatter and Flush Status Register Definitions */ #define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */ #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ #define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */ #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ #define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */ #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ #define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */ #define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */ /* TPI Formatter and Flush Control Register Definitions */ #define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */ #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ #define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */ #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ /* TPI TRIGGER Register Definitions */ #define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */ #define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */ /* TPI Integration ETM Data Register Definitions (FIFO0) */ #define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */ #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ #define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */ #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ #define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */ #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ #define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */ #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ #define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */ #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ #define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */ #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ #define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */ #define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */ /* TPI ITATBCTR2 Register Definitions */ #define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */ #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */ /* TPI Integration ITM Data Register Definitions (FIFO1) */ #define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */ #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ #define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */ #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ #define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */ #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ #define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */ #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ #define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */ #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ #define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */ #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ #define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */ #define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */ /* TPI ITATBCTR0 Register Definitions */ #define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */ #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */ /* TPI Integration Mode Control Register Definitions */ #define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */ #define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */ /* TPI DEVID Register Definitions */ #define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */ #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ #define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */ #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ #define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */ #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ #define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */ #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ #define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */ #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ #define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */ #define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */ /* TPI DEVTYPE Register Definitions */ #define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */ #define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */ #define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */ #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ /*@}*/ /* end of group CMSIS_TPI */ #if (__MPU_PRESENT == 1) /** \ingroup CMSIS_core_register \defgroup CMSIS_MPU Memory Protection Unit (MPU) \brief Type definitions for the Memory Protection Unit (MPU) @{ */ /** \brief Structure type to access the Memory Protection Unit (MPU). */ typedef struct { __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ } MPU_Type; /* MPU Type Register */ #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ /* MPU Control Register */ #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ /* MPU Region Number Register */ #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ /* MPU Region Base Address Register */ #define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */ #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ /* MPU Region Attribute and Size Register */ #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ /*@} end of group CMSIS_MPU */ #endif /** \ingroup CMSIS_core_register \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) \brief Type definitions for the Core Debug Registers @{ */ /** \brief Structure type to access the Core Debug Register (CoreDebug). */ typedef struct { __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ } CoreDebug_Type; /* Debug Halting Control and Status Register */ #define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */ #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ #define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */ #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ #define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */ #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */ #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ #define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */ #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ #define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */ #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ #define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */ #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ #define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */ #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ #define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */ #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */ #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ /* Debug Core Register Selector Register */ #define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */ #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ #define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */ #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */ /* Debug Exception and Monitor Control Register */ #define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */ #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ #define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */ #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ #define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */ #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ #define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */ #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ #define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */ #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ #define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */ #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */ #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ #define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */ #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ #define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */ #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ #define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */ #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */ #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ #define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */ #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ #define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */ #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ /*@} end of group CMSIS_CoreDebug */ /** \ingroup CMSIS_core_register \defgroup CMSIS_core_base Core Definitions \brief Definitions for base addresses, unions, and structures. @{ */ /* Memory mapping of Cortex-M3 Hardware */ #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ #if (__MPU_PRESENT == 1) #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ #endif /*@} */ /******************************************************************************* * Hardware Abstraction Layer Core Function Interface contains: - Core NVIC Functions - Core SysTick Functions - Core Debug Functions - Core Register Access Functions ******************************************************************************/ /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference */ /* ########################## NVIC functions #################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_NVICFunctions NVIC Functions \brief Functions that manage interrupts and exceptions via the NVIC. @{ */ /** \brief Set Priority Grouping The function sets the priority grouping field using the required unlock sequence. The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. \param [in] PriorityGroup Priority grouping field. */ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) { uint32_t reg_value; uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */ reg_value = SCB->AIRCR; /* read old register configuration */ reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */ reg_value = (reg_value | ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) | (PriorityGroupTmp << 8)); /* Insert write key and priorty group */ SCB->AIRCR = reg_value; } /** \brief Get Priority Grouping The function reads the priority grouping field from the NVIC Interrupt Controller. \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). */ __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) { return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */ } /** \brief Enable External Interrupt The function enables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) { NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */ } /** \brief Disable External Interrupt The function disables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) { NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ } /** \brief Get Pending Interrupt The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not pending. \return 1 Interrupt status is pending. */ __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) { return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */ } /** \brief Set Pending Interrupt The function sets the pending bit of an external interrupt. \param [in] IRQn Interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) { NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */ } /** \brief Clear Pending Interrupt The function clears the pending bit of an external interrupt. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) { NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ } /** \brief Get Active Interrupt The function reads the active register in NVIC and returns the active bit. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not active. \return 1 Interrupt status is active. */ __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) { return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */ } /** \brief Set Interrupt Priority The function sets the priority of an interrupt. \note The priority cannot be set for every core interrupt. \param [in] IRQn Interrupt number. \param [in] priority Priority to set. */ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { if(IRQn < 0) { SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */ else { NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */ } /** \brief Get Interrupt Priority The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. \param [in] IRQn Interrupt number. \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. */ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) { if(IRQn < 0) { return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */ else { return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ } /** \brief Encode Priority The function encodes the priority for an interrupt with the given priority group, preemptive priority value, and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set. \param [in] PriorityGroup Used priority group. \param [in] PreemptPriority Preemptive priority value (starting from 0). \param [in] SubPriority Subpriority value (starting from 0). \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). */ __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) { uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; return ( ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | ((SubPriority & ((1 << (SubPriorityBits )) - 1))) ); } /** \brief Decode Priority The function decodes an interrupt priority value with a given priority group to preemptive priority value and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set. \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). \param [in] PriorityGroup Used priority group. \param [out] pPreemptPriority Preemptive priority value (starting from 0). \param [out] pSubPriority Subpriority value (starting from 0). */ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority) { uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1); *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1); } /** \brief System Reset The function initiates a system reset request to reset the MCU. */ __STATIC_INLINE void NVIC_SystemReset(void) { __DSB(); /* Ensure all outstanding memory accesses included buffered write are completed before reset */ SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */ __DSB(); /* Ensure completion of memory access */ while(1); /* wait until reset */ } /*@} end of CMSIS_Core_NVICFunctions */ /* ################################## SysTick function ############################################ */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_SysTickFunctions SysTick Functions \brief Functions that configure the System. @{ */ #if (__Vendor_SysTickConfig == 0) /** \brief System Tick Configuration The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. \param [in] ticks Number of ticks between two interrupts. \return 0 Function succeeded. \return 1 Function failed. \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ SysTick->LOAD = ticks - 1; /* set reload register */ NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ SysTick->VAL = 0; /* Load the SysTick Counter Value */ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0); /* Function successful */ } #endif /*@} end of CMSIS_Core_SysTickFunctions */ /* ##################################### Debug In/Output function ########################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_core_DebugFunctions ITM Functions \brief Functions that access the ITM debug interface. @{ */ extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ #define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ /** \brief ITM Send Character The function transmits a character via the ITM channel 0, and \li Just returns when no debugger is connected that has booked the output. \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. \param [in] ch Character to transmit. \returns Character to transmit. */ __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) { if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ { while (ITM->PORT[0].u32 == 0); ITM->PORT[0].u8 = (uint8_t) ch; } return (ch); } /** \brief ITM Receive Character The function inputs a character via the external variable \ref ITM_RxBuffer. \return Received character. \return -1 No character pending. */ __STATIC_INLINE int32_t ITM_ReceiveChar (void) { int32_t ch = -1; /* no character available */ if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) { ch = ITM_RxBuffer; ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ } return (ch); } /** \brief ITM Check Character The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. \return 0 No character available. \return 1 Character available. */ __STATIC_INLINE int32_t ITM_CheckChar (void) { if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) { return (0); /* no character available */ } else { return (1); /* character available */ } } /*@} end of CMSIS_core_DebugFunctions */ #endif /* __CORE_CM3_H_DEPENDANT */ #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __CMSIS_GENERIC */ ================================================ FILE: firmware/system/include/cmsis/core_cm4.h ================================================ /**************************************************************************//** * @file core_cm4.h * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File * @version V3.30 * @date 24. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM4_H_GENERIC #define __CORE_CM4_H_GENERIC // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wsign-conversion" #pragma GCC diagnostic ignored "-Wconversion" #pragma GCC diagnostic ignored "-Wunused-parameter" #endif #ifdef __cplusplus extern "C" { #endif /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.
Function-like macros are used to allow more efficient code. */ /******************************************************************************* * CMSIS definitions ******************************************************************************/ /** \ingroup Cortex_M4 @{ */ /* CMSIS CM4 definitions */ #define __CM4_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define __CM4_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ #define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) | \ __CM4_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ #define __CORTEX_M (0x04) /*!< Cortex-M Core */ #if defined ( __CC_ARM ) #define __ASM __asm /*!< asm keyword for ARM Compiler */ #define __INLINE __inline /*!< inline keyword for ARM Compiler */ #define __STATIC_INLINE static __inline #elif defined ( __GNUC__ ) #define __ASM __asm /*!< asm keyword for GNU Compiler */ #define __INLINE inline /*!< inline keyword for GNU Compiler */ #define __STATIC_INLINE static inline #elif defined ( __ICCARM__ ) #define __ASM __asm /*!< asm keyword for IAR Compiler */ #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ #define __STATIC_INLINE static inline #elif defined ( __TMS470__ ) #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ #define __STATIC_INLINE static inline #elif defined ( __TASKING__ ) #define __ASM __asm /*!< asm keyword for TASKING Compiler */ #define __INLINE inline /*!< inline keyword for TASKING Compiler */ #define __STATIC_INLINE static inline #elif defined ( __CSMC__ ) /* Cosmic */ #define __packed #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ #define __STATIC_INLINE static inline #endif /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. */ #if defined ( __CC_ARM ) #if defined __TARGET_FPU_VFP #if (__FPU_PRESENT == 1) #define __FPU_USED 1 #else #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #define __FPU_USED 0 #endif #else #define __FPU_USED 0 #endif #elif defined ( __GNUC__ ) #if defined (__VFP_FP__) && !defined(__SOFTFP__) #if (__FPU_PRESENT == 1) #define __FPU_USED 1 #else #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #define __FPU_USED 0 #endif #else #define __FPU_USED 0 #endif #elif defined ( __ICCARM__ ) #if defined __ARMVFP__ #if (__FPU_PRESENT == 1) #define __FPU_USED 1 #else #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #define __FPU_USED 0 #endif #else #define __FPU_USED 0 #endif #elif defined ( __TMS470__ ) #if defined __TI_VFP_SUPPORT__ #if (__FPU_PRESENT == 1) #define __FPU_USED 1 #else #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #define __FPU_USED 0 #endif #else #define __FPU_USED 0 #endif #elif defined ( __TASKING__ ) #if defined __FPU_VFP__ #if (__FPU_PRESENT == 1) #define __FPU_USED 1 #else #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #define __FPU_USED 0 #endif #else #define __FPU_USED 0 #endif #elif defined ( __CSMC__ ) /* Cosmic */ #if ( __CSMC__ & 0x400) // FPU present for parser #if (__FPU_PRESENT == 1) #define __FPU_USED 1 #else #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #define __FPU_USED 0 #endif #else #define __FPU_USED 0 #endif #endif #include /* standard types definitions */ #include /* Core Instruction Access */ #include /* Core Function Access */ #include /* Compiler specific SIMD Intrinsics */ #endif /* __CORE_CM4_H_GENERIC */ #ifndef __CMSIS_GENERIC #ifndef __CORE_CM4_H_DEPENDANT #define __CORE_CM4_H_DEPENDANT /* check device defines and use defaults */ #if defined __CHECK_DEVICE_DEFINES #ifndef __CM4_REV #define __CM4_REV 0x0000 #warning "__CM4_REV not defined in device header file; using default!" #endif #ifndef __FPU_PRESENT #define __FPU_PRESENT 0 #warning "__FPU_PRESENT not defined in device header file; using default!" #endif #ifndef __MPU_PRESENT #define __MPU_PRESENT 0 #warning "__MPU_PRESENT not defined in device header file; using default!" #endif #ifndef __NVIC_PRIO_BITS #define __NVIC_PRIO_BITS 4 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" #endif #ifndef __Vendor_SysTickConfig #define __Vendor_SysTickConfig 0 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" #endif #endif /* IO definitions (access restrictions to peripheral registers) */ /** \defgroup CMSIS_glob_defs CMSIS Global Defines IO Type Qualifiers are used \li to specify the access to peripheral variables. \li for automatic generation of peripheral register debug information. */ #ifdef __cplusplus #define __I volatile /*!< Defines 'read only' permissions */ #else #define __I volatile const /*!< Defines 'read only' permissions */ #endif #define __O volatile /*!< Defines 'write only' permissions */ #define __IO volatile /*!< Defines 'read / write' permissions */ /*@} end of group Cortex_M4 */ /******************************************************************************* * Register Abstraction Core Register contain: - Core Register - Core NVIC Register - Core SCB Register - Core SysTick Register - Core Debug Register - Core MPU Register - Core FPU Register ******************************************************************************/ /** \defgroup CMSIS_core_register Defines and Type Definitions \brief Type definitions and defines for Cortex-M processor based devices. */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CORE Status and Control Registers \brief Core Register type definitions. @{ */ /** \brief Union type to access the Application Program Status Register (APSR). */ typedef union { struct { #if (__CORTEX_M != 0x04) uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ #else uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ #endif uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } APSR_Type; /** \brief Union type to access the Interrupt Program Status Register (IPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } IPSR_Type; /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ #if (__CORTEX_M != 0x04) uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ #else uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ #endif uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } xPSR_Type; /** \brief Union type to access the Control Registers (CONTROL). */ typedef union { struct { uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } CONTROL_Type; /*@} end of group CMSIS_CORE */ /** \ingroup CMSIS_core_register \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers @{ */ /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). */ typedef struct { __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ uint32_t RESERVED0[24]; __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ uint32_t RSERVED1[24]; __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ uint32_t RESERVED2[24]; __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ uint32_t RESERVED3[24]; __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ uint32_t RESERVED4[56]; __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ uint32_t RESERVED5[644]; __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ } NVIC_Type; /* Software Triggered Interrupt Register Definitions */ #define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */ #define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */ /*@} end of group CMSIS_NVIC */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCB System Control Block (SCB) \brief Type definitions for the System Control Block Registers @{ */ /** \brief Structure type to access the System Control Block (SCB). */ typedef struct { __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ uint32_t RESERVED0[5]; __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ } SCB_Type; /* SCB CPUID Register Definitions */ #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ #define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */ #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ /* SCB Vector Table Offset Register Definitions */ #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ /* SCB Application Interrupt and Reset Control Register Definitions */ #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ #define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */ #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ #define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */ #define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */ /* SCB System Control Register Definitions */ #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ /* SCB Configuration Control Register Definitions */ #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ #define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */ #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ #define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */ #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ #define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */ #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ #define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */ #define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */ /* SCB System Handler Control and State Register Definitions */ #define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */ #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ #define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */ #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ #define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */ #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ #define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */ #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ #define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */ #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ #define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */ #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ #define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */ #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ #define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */ #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ #define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */ #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ #define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */ #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ #define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */ #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ #define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */ #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ #define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */ #define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */ /* SCB Configurable Fault Status Registers Definitions */ #define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */ #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ #define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */ #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ #define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */ #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ /* SCB Hard Fault Status Registers Definitions */ #define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */ #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ #define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */ #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ #define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */ #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ /* SCB Debug Fault Status Register Definitions */ #define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */ #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ #define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */ #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ #define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */ #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ #define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */ #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ #define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */ #define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */ /*@} end of group CMSIS_SCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) \brief Type definitions for the System Control and ID Register not in the SCB @{ */ /** \brief Structure type to access the System Control and ID Register not in the SCB. */ typedef struct { uint32_t RESERVED0[1]; __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ } SCnSCB_Type; /* Interrupt Controller Type Register Definitions */ #define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */ #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */ /* Auxiliary Control Register Definitions */ #define SCnSCB_ACTLR_DISOOFP_Pos 9 /*!< ACTLR: DISOOFP Position */ #define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ #define SCnSCB_ACTLR_DISFPCA_Pos 8 /*!< ACTLR: DISFPCA Position */ #define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ #define SCnSCB_ACTLR_DISFOLD_Pos 2 /*!< ACTLR: DISFOLD Position */ #define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ #define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /*!< ACTLR: DISDEFWBUF Position */ #define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ #define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */ #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */ /*@} end of group CMSIS_SCnotSCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SysTick System Tick Timer (SysTick) \brief Type definitions for the System Timer Registers. @{ */ /** \brief Structure type to access the System Timer (SysTick). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ } SysTick_Type; /* SysTick Control / Status Register Definitions */ #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ /* SysTick Reload Register Definitions */ #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ /* SysTick Current Register Definitions */ #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ /* SysTick Calibration Register Definitions */ #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ /*@} end of group CMSIS_SysTick */ /** \ingroup CMSIS_core_register \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) \brief Type definitions for the Instrumentation Trace Macrocell (ITM) @{ */ /** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). */ typedef struct { __O union { __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ uint32_t RESERVED0[864]; __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ uint32_t RESERVED1[15]; __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ uint32_t RESERVED2[15]; __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ uint32_t RESERVED3[29]; __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ uint32_t RESERVED4[43]; __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ uint32_t RESERVED5[6]; __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ } ITM_Type; /* ITM Trace Privilege Register Definitions */ #define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */ #define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */ /* ITM Trace Control Register Definitions */ #define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */ #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ #define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */ #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ #define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */ #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ #define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */ #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ #define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */ #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ #define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */ #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ #define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */ #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ #define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */ #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ #define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */ #define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */ /* ITM Integration Write Register Definitions */ #define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */ #define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */ /* ITM Integration Read Register Definitions */ #define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */ #define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */ /* ITM Integration Mode Control Register Definitions */ #define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */ #define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */ /* ITM Lock Status Register Definitions */ #define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */ #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ #define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */ #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ #define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */ #define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */ /*@}*/ /* end of group CMSIS_ITM */ /** \ingroup CMSIS_core_register \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) \brief Type definitions for the Data Watchpoint and Trace (DWT) @{ */ /** \brief Structure type to access the Data Watchpoint and Trace Register (DWT). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ uint32_t RESERVED0[1]; __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ uint32_t RESERVED1[1]; __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ uint32_t RESERVED2[1]; __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ } DWT_Type; /* DWT Control Register Definitions */ #define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */ #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ #define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */ #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ #define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */ #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ #define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */ #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ #define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */ #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ #define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */ #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ #define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */ #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ #define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */ #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ #define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */ #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ #define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */ #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ #define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */ #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ #define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */ #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ #define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */ #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ #define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */ #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ #define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */ #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ #define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */ #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ #define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */ #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ #define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */ #define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */ /* DWT CPI Count Register Definitions */ #define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */ #define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */ /* DWT Exception Overhead Count Register Definitions */ #define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */ #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */ /* DWT Sleep Count Register Definitions */ #define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */ #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ /* DWT LSU Count Register Definitions */ #define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */ #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */ /* DWT Folded-instruction Count Register Definitions */ #define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */ #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */ /* DWT Comparator Mask Register Definitions */ #define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */ #define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */ /* DWT Comparator Function Register Definitions */ #define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */ #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ #define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */ #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ #define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */ #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ #define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */ #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ #define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */ #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ #define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */ #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ #define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */ #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ #define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */ #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ #define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */ #define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */ /*@}*/ /* end of group CMSIS_DWT */ /** \ingroup CMSIS_core_register \defgroup CMSIS_TPI Trace Port Interface (TPI) \brief Type definitions for the Trace Port Interface (TPI) @{ */ /** \brief Structure type to access the Trace Port Interface Register (TPI). */ typedef struct { __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ uint32_t RESERVED0[2]; __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ uint32_t RESERVED1[55]; __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ uint32_t RESERVED2[131]; __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ uint32_t RESERVED3[759]; __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ uint32_t RESERVED4[1]; __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ uint32_t RESERVED5[39]; __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ uint32_t RESERVED7[8]; __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ } TPI_Type; /* TPI Asynchronous Clock Prescaler Register Definitions */ #define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */ #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */ /* TPI Selected Pin Protocol Register Definitions */ #define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */ #define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */ /* TPI Formatter and Flush Status Register Definitions */ #define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */ #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ #define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */ #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ #define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */ #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ #define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */ #define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */ /* TPI Formatter and Flush Control Register Definitions */ #define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */ #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ #define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */ #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ /* TPI TRIGGER Register Definitions */ #define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */ #define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */ /* TPI Integration ETM Data Register Definitions (FIFO0) */ #define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */ #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ #define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */ #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ #define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */ #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ #define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */ #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ #define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */ #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ #define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */ #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ #define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */ #define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */ /* TPI ITATBCTR2 Register Definitions */ #define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */ #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */ /* TPI Integration ITM Data Register Definitions (FIFO1) */ #define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */ #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ #define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */ #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ #define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */ #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ #define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */ #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ #define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */ #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ #define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */ #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ #define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */ #define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */ /* TPI ITATBCTR0 Register Definitions */ #define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */ #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */ /* TPI Integration Mode Control Register Definitions */ #define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */ #define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */ /* TPI DEVID Register Definitions */ #define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */ #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ #define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */ #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ #define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */ #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ #define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */ #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ #define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */ #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ #define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */ #define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */ /* TPI DEVTYPE Register Definitions */ #define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */ #define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */ #define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */ #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ /*@}*/ /* end of group CMSIS_TPI */ #if (__MPU_PRESENT == 1) /** \ingroup CMSIS_core_register \defgroup CMSIS_MPU Memory Protection Unit (MPU) \brief Type definitions for the Memory Protection Unit (MPU) @{ */ /** \brief Structure type to access the Memory Protection Unit (MPU). */ typedef struct { __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ } MPU_Type; /* MPU Type Register */ #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ /* MPU Control Register */ #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ /* MPU Region Number Register */ #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ /* MPU Region Base Address Register */ #define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */ #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ /* MPU Region Attribute and Size Register */ #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ /*@} end of group CMSIS_MPU */ #endif #if (__FPU_PRESENT == 1) /** \ingroup CMSIS_core_register \defgroup CMSIS_FPU Floating Point Unit (FPU) \brief Type definitions for the Floating Point Unit (FPU) @{ */ /** \brief Structure type to access the Floating Point Unit (FPU). */ typedef struct { uint32_t RESERVED0[1]; __IO uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ __IO uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ __IO uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ __I uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ __I uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ } FPU_Type; /* Floating-Point Context Control Register */ #define FPU_FPCCR_ASPEN_Pos 31 /*!< FPCCR: ASPEN bit Position */ #define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ #define FPU_FPCCR_LSPEN_Pos 30 /*!< FPCCR: LSPEN Position */ #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ #define FPU_FPCCR_MONRDY_Pos 8 /*!< FPCCR: MONRDY Position */ #define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ #define FPU_FPCCR_BFRDY_Pos 6 /*!< FPCCR: BFRDY Position */ #define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ #define FPU_FPCCR_MMRDY_Pos 5 /*!< FPCCR: MMRDY Position */ #define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ #define FPU_FPCCR_HFRDY_Pos 4 /*!< FPCCR: HFRDY Position */ #define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ #define FPU_FPCCR_THREAD_Pos 3 /*!< FPCCR: processor mode bit Position */ #define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ #define FPU_FPCCR_USER_Pos 1 /*!< FPCCR: privilege level bit Position */ #define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ #define FPU_FPCCR_LSPACT_Pos 0 /*!< FPCCR: Lazy state preservation active bit Position */ #define FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos) /*!< FPCCR: Lazy state preservation active bit Mask */ /* Floating-Point Context Address Register */ #define FPU_FPCAR_ADDRESS_Pos 3 /*!< FPCAR: ADDRESS bit Position */ #define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ /* Floating-Point Default Status Control Register */ #define FPU_FPDSCR_AHP_Pos 26 /*!< FPDSCR: AHP bit Position */ #define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ #define FPU_FPDSCR_DN_Pos 25 /*!< FPDSCR: DN bit Position */ #define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ #define FPU_FPDSCR_FZ_Pos 24 /*!< FPDSCR: FZ bit Position */ #define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ #define FPU_FPDSCR_RMode_Pos 22 /*!< FPDSCR: RMode bit Position */ #define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ /* Media and FP Feature Register 0 */ #define FPU_MVFR0_FP_rounding_modes_Pos 28 /*!< MVFR0: FP rounding modes bits Position */ #define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ #define FPU_MVFR0_Short_vectors_Pos 24 /*!< MVFR0: Short vectors bits Position */ #define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ #define FPU_MVFR0_Square_root_Pos 20 /*!< MVFR0: Square root bits Position */ #define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ #define FPU_MVFR0_Divide_Pos 16 /*!< MVFR0: Divide bits Position */ #define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ #define FPU_MVFR0_FP_excep_trapping_Pos 12 /*!< MVFR0: FP exception trapping bits Position */ #define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ #define FPU_MVFR0_Double_precision_Pos 8 /*!< MVFR0: Double-precision bits Position */ #define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ #define FPU_MVFR0_Single_precision_Pos 4 /*!< MVFR0: Single-precision bits Position */ #define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ #define FPU_MVFR0_A_SIMD_registers_Pos 0 /*!< MVFR0: A_SIMD registers bits Position */ #define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos) /*!< MVFR0: A_SIMD registers bits Mask */ /* Media and FP Feature Register 1 */ #define FPU_MVFR1_FP_fused_MAC_Pos 28 /*!< MVFR1: FP fused MAC bits Position */ #define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ #define FPU_MVFR1_FP_HPFP_Pos 24 /*!< MVFR1: FP HPFP bits Position */ #define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ #define FPU_MVFR1_D_NaN_mode_Pos 4 /*!< MVFR1: D_NaN mode bits Position */ #define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ #define FPU_MVFR1_FtZ_mode_Pos 0 /*!< MVFR1: FtZ mode bits Position */ #define FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos) /*!< MVFR1: FtZ mode bits Mask */ /*@} end of group CMSIS_FPU */ #endif /** \ingroup CMSIS_core_register \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) \brief Type definitions for the Core Debug Registers @{ */ /** \brief Structure type to access the Core Debug Register (CoreDebug). */ typedef struct { __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ } CoreDebug_Type; /* Debug Halting Control and Status Register */ #define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */ #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ #define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */ #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ #define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */ #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */ #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ #define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */ #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ #define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */ #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ #define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */ #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ #define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */ #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ #define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */ #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */ #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ /* Debug Core Register Selector Register */ #define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */ #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ #define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */ #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */ /* Debug Exception and Monitor Control Register */ #define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */ #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ #define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */ #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ #define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */ #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ #define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */ #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ #define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */ #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ #define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */ #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */ #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ #define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */ #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ #define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */ #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ #define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */ #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */ #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ #define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */ #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ #define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */ #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ /*@} end of group CMSIS_CoreDebug */ /** \ingroup CMSIS_core_register \defgroup CMSIS_core_base Core Definitions \brief Definitions for base addresses, unions, and structures. @{ */ /* Memory mapping of Cortex-M4 Hardware */ #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ #if (__MPU_PRESENT == 1) #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ #endif #if (__FPU_PRESENT == 1) #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ #endif /*@} */ /******************************************************************************* * Hardware Abstraction Layer Core Function Interface contains: - Core NVIC Functions - Core SysTick Functions - Core Debug Functions - Core Register Access Functions ******************************************************************************/ /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference */ /* ########################## NVIC functions #################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_NVICFunctions NVIC Functions \brief Functions that manage interrupts and exceptions via the NVIC. @{ */ /** \brief Set Priority Grouping The function sets the priority grouping field using the required unlock sequence. The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. \param [in] PriorityGroup Priority grouping field. */ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) { uint32_t reg_value; uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */ reg_value = SCB->AIRCR; /* read old register configuration */ reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */ reg_value = (reg_value | ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) | (PriorityGroupTmp << 8)); /* Insert write key and priorty group */ SCB->AIRCR = reg_value; } /** \brief Get Priority Grouping The function reads the priority grouping field from the NVIC Interrupt Controller. \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). */ __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) { return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */ } /** \brief Enable External Interrupt The function enables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) { /* NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); enable interrupt */ NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */ } /** \brief Disable External Interrupt The function disables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) { NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ } /** \brief Get Pending Interrupt The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not pending. \return 1 Interrupt status is pending. */ __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) { return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */ } /** \brief Set Pending Interrupt The function sets the pending bit of an external interrupt. \param [in] IRQn Interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) { NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */ } /** \brief Clear Pending Interrupt The function clears the pending bit of an external interrupt. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) { NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ } /** \brief Get Active Interrupt The function reads the active register in NVIC and returns the active bit. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not active. \return 1 Interrupt status is active. */ __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) { return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */ } /** \brief Set Interrupt Priority The function sets the priority of an interrupt. \note The priority cannot be set for every core interrupt. \param [in] IRQn Interrupt number. \param [in] priority Priority to set. */ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { if(IRQn < 0) { SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */ else { NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */ } /** \brief Get Interrupt Priority The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. \param [in] IRQn Interrupt number. \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. */ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) { if(IRQn < 0) { return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */ else { return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ } /** \brief Encode Priority The function encodes the priority for an interrupt with the given priority group, preemptive priority value, and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set. \param [in] PriorityGroup Used priority group. \param [in] PreemptPriority Preemptive priority value (starting from 0). \param [in] SubPriority Subpriority value (starting from 0). \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). */ __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) { uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; return ( ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | ((SubPriority & ((1 << (SubPriorityBits )) - 1))) ); } /** \brief Decode Priority The function decodes an interrupt priority value with a given priority group to preemptive priority value and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set. \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). \param [in] PriorityGroup Used priority group. \param [out] pPreemptPriority Preemptive priority value (starting from 0). \param [out] pSubPriority Subpriority value (starting from 0). */ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority) { uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1); *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1); } /** \brief System Reset The function initiates a system reset request to reset the MCU. */ __STATIC_INLINE void NVIC_SystemReset(void) { __DSB(); /* Ensure all outstanding memory accesses included buffered write are completed before reset */ SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */ __DSB(); /* Ensure completion of memory access */ while(1); /* wait until reset */ } /*@} end of CMSIS_Core_NVICFunctions */ /* ################################## SysTick function ############################################ */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_SysTickFunctions SysTick Functions \brief Functions that configure the System. @{ */ #if (__Vendor_SysTickConfig == 0) /** \brief System Tick Configuration The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. \param [in] ticks Number of ticks between two interrupts. \return 0 Function succeeded. \return 1 Function failed. \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ SysTick->LOAD = ticks - 1; /* set reload register */ NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ SysTick->VAL = 0; /* Load the SysTick Counter Value */ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0); /* Function successful */ } #endif /*@} end of CMSIS_Core_SysTickFunctions */ /* ##################################### Debug In/Output function ########################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_core_DebugFunctions ITM Functions \brief Functions that access the ITM debug interface. @{ */ extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ #define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ /** \brief ITM Send Character The function transmits a character via the ITM channel 0, and \li Just returns when no debugger is connected that has booked the output. \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. \param [in] ch Character to transmit. \returns Character to transmit. */ __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) { if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ { while (ITM->PORT[0].u32 == 0); ITM->PORT[0].u8 = (uint8_t) ch; } return (ch); } /** \brief ITM Receive Character The function inputs a character via the external variable \ref ITM_RxBuffer. \return Received character. \return -1 No character pending. */ __STATIC_INLINE int32_t ITM_ReceiveChar (void) { int32_t ch = -1; /* no character available */ if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) { ch = ITM_RxBuffer; ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ } return (ch); } /** \brief ITM Check Character The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. \return 0 No character available. \return 1 Character available. */ __STATIC_INLINE int32_t ITM_CheckChar (void) { if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) { return (0); /* no character available */ } else { return (1); /* character available */ } } /*@} end of CMSIS_core_DebugFunctions */ #endif /* __CORE_CM4_H_DEPENDANT */ #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __CMSIS_GENERIC */ ================================================ FILE: firmware/system/include/cmsis/core_cm4_simd.h ================================================ /**************************************************************************//** * @file core_cm4_simd.h * @brief CMSIS Cortex-M4 SIMD Header File * @version V3.30 * @date 17. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM4_SIMD_H #define __CORE_CM4_SIMD_H #ifdef __cplusplus extern "C" { #endif /******************************************************************************* * Hardware Abstraction Layer ******************************************************************************/ /* ################### Compiler specific Intrinsics ########################### */ /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics Access to dedicated SIMD instructions @{ */ #if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/ /* ARM armcc specific functions */ #define __SADD8 __sadd8 #define __QADD8 __qadd8 #define __SHADD8 __shadd8 #define __UADD8 __uadd8 #define __UQADD8 __uqadd8 #define __UHADD8 __uhadd8 #define __SSUB8 __ssub8 #define __QSUB8 __qsub8 #define __SHSUB8 __shsub8 #define __USUB8 __usub8 #define __UQSUB8 __uqsub8 #define __UHSUB8 __uhsub8 #define __SADD16 __sadd16 #define __QADD16 __qadd16 #define __SHADD16 __shadd16 #define __UADD16 __uadd16 #define __UQADD16 __uqadd16 #define __UHADD16 __uhadd16 #define __SSUB16 __ssub16 #define __QSUB16 __qsub16 #define __SHSUB16 __shsub16 #define __USUB16 __usub16 #define __UQSUB16 __uqsub16 #define __UHSUB16 __uhsub16 #define __SASX __sasx #define __QASX __qasx #define __SHASX __shasx #define __UASX __uasx #define __UQASX __uqasx #define __UHASX __uhasx #define __SSAX __ssax #define __QSAX __qsax #define __SHSAX __shsax #define __USAX __usax #define __UQSAX __uqsax #define __UHSAX __uhsax #define __USAD8 __usad8 #define __USADA8 __usada8 #define __SSAT16 __ssat16 #define __USAT16 __usat16 #define __UXTB16 __uxtb16 #define __UXTAB16 __uxtab16 #define __SXTB16 __sxtb16 #define __SXTAB16 __sxtab16 #define __SMUAD __smuad #define __SMUADX __smuadx #define __SMLAD __smlad #define __SMLADX __smladx #define __SMLALD __smlald #define __SMLALDX __smlaldx #define __SMUSD __smusd #define __SMUSDX __smusdx #define __SMLSD __smlsd #define __SMLSDX __smlsdx #define __SMLSLD __smlsld #define __SMLSLDX __smlsldx #define __SEL __sel #define __QADD __qadd #define __QSUB __qsub #define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) #define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) #define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ ((int64_t)(ARG3) << 32) ) >> 32)) #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/ /* GNU gcc specific functions */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) { uint32_t result; __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); return(result); } #define __SSAT16(ARG1,ARG2) \ ({ \ uint32_t __RES, __ARG1 = (ARG1); \ __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ __RES; \ }) #define __USAT16(ARG1,ARG2) \ ({ \ uint32_t __RES, __ARG1 = (ARG1); \ __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ __RES; \ }) __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1) { uint32_t result; __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1) { uint32_t result; __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) { uint32_t result; __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) { uint32_t result; __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) { union llreg_u{ uint32_t w32[2]; uint64_t w64; } llr; llr.w64 = acc; #ifndef __ARMEB__ // Little endian __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); #else // Big endian __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); #endif return(llr.w64); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) { union llreg_u{ uint32_t w32[2]; uint64_t w64; } llr; llr.w64 = acc; #ifndef __ARMEB__ // Little endian __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); #else // Big endian __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); #endif return(llr.w64); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) { uint32_t result; __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) { uint32_t result; __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) { union llreg_u{ uint32_t w32[2]; uint64_t w64; } llr; llr.w64 = acc; #ifndef __ARMEB__ // Little endian __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); #else // Big endian __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); #endif return(llr.w64); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) { union llreg_u{ uint32_t w32[2]; uint64_t w64; } llr; llr.w64 = acc; #ifndef __ARMEB__ // Little endian __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); #else // Big endian __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); #endif return(llr.w64); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL (uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2) { uint32_t result; __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); return(result); } #define __PKHBT(ARG1,ARG2,ARG3) \ ({ \ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ __RES; \ }) #define __PKHTB(ARG1,ARG2,ARG3) \ ({ \ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ if (ARG3 == 0) \ __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ else \ __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ __RES; \ }) __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) { int32_t result; __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); return(result); } #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/ /* IAR iccarm specific functions */ #include #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/ /* TI CCS specific functions */ #include #elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/ /* TASKING carm specific functions */ /* not yet supported */ #elif defined ( __CSMC__ ) /*------------------ COSMIC Compiler -------------------*/ /* Cosmic specific functions */ #include #endif /*@} end of group CMSIS_SIMD_intrinsics */ #ifdef __cplusplus } #endif #endif /* __CORE_CM4_SIMD_H */ ================================================ FILE: firmware/system/include/cmsis/core_cmFunc.h ================================================ /**************************************************************************//** * @file core_cmFunc.h * @brief CMSIS Cortex-M Core Function Access Header File * @version V3.30 * @date 17. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #ifndef __CORE_CMFUNC_H #define __CORE_CMFUNC_H /* ########################### Core Function Access ########################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions @{ */ #if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/ /* ARM armcc specific functions */ #if (__ARMCC_VERSION < 400677) #error "Please use ARM Compiler Toolchain V4.0.677 or later!" #endif /* intrinsic void __enable_irq(); */ /* intrinsic void __disable_irq(); */ /** \brief Get Control Register This function returns the content of the Control Register. \return Control Register value */ __STATIC_INLINE uint32_t __get_CONTROL(void) { register uint32_t __regControl __ASM("control"); return(__regControl); } /** \brief Set Control Register This function writes the given value to the Control Register. \param [in] control Control Register value to set */ __STATIC_INLINE void __set_CONTROL(uint32_t control) { register uint32_t __regControl __ASM("control"); __regControl = control; } /** \brief Get IPSR Register This function returns the content of the IPSR Register. \return IPSR Register value */ __STATIC_INLINE uint32_t __get_IPSR(void) { register uint32_t __regIPSR __ASM("ipsr"); return(__regIPSR); } /** \brief Get APSR Register This function returns the content of the APSR Register. \return APSR Register value */ __STATIC_INLINE uint32_t __get_APSR(void) { register uint32_t __regAPSR __ASM("apsr"); return(__regAPSR); } /** \brief Get xPSR Register This function returns the content of the xPSR Register. \return xPSR Register value */ __STATIC_INLINE uint32_t __get_xPSR(void) { register uint32_t __regXPSR __ASM("xpsr"); return(__regXPSR); } /** \brief Get Process Stack Pointer This function returns the current value of the Process Stack Pointer (PSP). \return PSP Register value */ __STATIC_INLINE uint32_t __get_PSP(void) { register uint32_t __regProcessStackPointer __ASM("psp"); return(__regProcessStackPointer); } /** \brief Set Process Stack Pointer This function assigns the given value to the Process Stack Pointer (PSP). \param [in] topOfProcStack Process Stack Pointer value to set */ __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) { register uint32_t __regProcessStackPointer __ASM("psp"); __regProcessStackPointer = topOfProcStack; } /** \brief Get Main Stack Pointer This function returns the current value of the Main Stack Pointer (MSP). \return MSP Register value */ __STATIC_INLINE uint32_t __get_MSP(void) { register uint32_t __regMainStackPointer __ASM("msp"); return(__regMainStackPointer); } /** \brief Set Main Stack Pointer This function assigns the given value to the Main Stack Pointer (MSP). \param [in] topOfMainStack Main Stack Pointer value to set */ __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) { register uint32_t __regMainStackPointer __ASM("msp"); __regMainStackPointer = topOfMainStack; } /** \brief Get Priority Mask This function returns the current state of the priority mask bit from the Priority Mask Register. \return Priority Mask value */ __STATIC_INLINE uint32_t __get_PRIMASK(void) { register uint32_t __regPriMask __ASM("primask"); return(__regPriMask); } /** \brief Set Priority Mask This function assigns the given value to the Priority Mask Register. \param [in] priMask Priority Mask */ __STATIC_INLINE void __set_PRIMASK(uint32_t priMask) { register uint32_t __regPriMask __ASM("primask"); __regPriMask = (priMask); } #if (__CORTEX_M >= 0x03) /** \brief Enable FIQ This function enables FIQ interrupts by clearing the F-bit in the CPSR. Can only be executed in Privileged modes. */ #define __enable_fault_irq __enable_fiq /** \brief Disable FIQ This function disables FIQ interrupts by setting the F-bit in the CPSR. Can only be executed in Privileged modes. */ #define __disable_fault_irq __disable_fiq /** \brief Get Base Priority This function returns the current value of the Base Priority register. \return Base Priority register value */ __STATIC_INLINE uint32_t __get_BASEPRI(void) { register uint32_t __regBasePri __ASM("basepri"); return(__regBasePri); } /** \brief Set Base Priority This function assigns the given value to the Base Priority register. \param [in] basePri Base Priority value to set */ __STATIC_INLINE void __set_BASEPRI(uint32_t basePri) { register uint32_t __regBasePri __ASM("basepri"); __regBasePri = (basePri & 0xff); } /** \brief Get Fault Mask This function returns the current value of the Fault Mask register. \return Fault Mask register value */ __STATIC_INLINE uint32_t __get_FAULTMASK(void) { register uint32_t __regFaultMask __ASM("faultmask"); return(__regFaultMask); } /** \brief Set Fault Mask This function assigns the given value to the Fault Mask register. \param [in] faultMask Fault Mask value to set */ __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) { register uint32_t __regFaultMask __ASM("faultmask"); __regFaultMask = (faultMask & (uint32_t)1); } #endif /* (__CORTEX_M >= 0x03) */ #if (__CORTEX_M == 0x04) /** \brief Get FPSCR This function returns the current value of the Floating Point Status/Control register. \return Floating Point Status/Control register value */ __STATIC_INLINE uint32_t __get_FPSCR(void) { #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) register uint32_t __regfpscr __ASM("fpscr"); return(__regfpscr); #else return(0); #endif } /** \brief Set FPSCR This function assigns the given value to the Floating Point Status/Control register. \param [in] fpscr Floating Point Status/Control value to set */ __STATIC_INLINE void __set_FPSCR(uint32_t fpscr) { #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) register uint32_t __regfpscr __ASM("fpscr"); __regfpscr = (fpscr); #endif } #endif /* (__CORTEX_M == 0x04) */ #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/ /* GNU gcc specific functions */ /** \brief Enable IRQ Interrupts This function enables IRQ interrupts by clearing the I-bit in the CPSR. Can only be executed in Privileged modes. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void) { __ASM volatile ("cpsie i" : : : "memory"); } /** \brief Disable IRQ Interrupts This function disables IRQ interrupts by setting the I-bit in the CPSR. Can only be executed in Privileged modes. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void) { __ASM volatile ("cpsid i" : : : "memory"); } /** \brief Get Control Register This function returns the content of the Control Register. \return Control Register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void) { uint32_t result; __ASM volatile ("MRS %0, control" : "=r" (result) ); return(result); } /** \brief Set Control Register This function writes the given value to the Control Register. \param [in] control Control Register value to set */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control) { __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); } /** \brief Get IPSR Register This function returns the content of the IPSR Register. \return IPSR Register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void) { uint32_t result; __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); return(result); } /** \brief Get APSR Register This function returns the content of the APSR Register. \return APSR Register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void) { uint32_t result; __ASM volatile ("MRS %0, apsr" : "=r" (result) ); return(result); } /** \brief Get xPSR Register This function returns the content of the xPSR Register. \return xPSR Register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void) { uint32_t result; __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); return(result); } /** \brief Get Process Stack Pointer This function returns the current value of the Process Stack Pointer (PSP). \return PSP Register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void) { register uint32_t result; __ASM volatile ("MRS %0, psp\n" : "=r" (result) ); return(result); } /** \brief Set Process Stack Pointer This function assigns the given value to the Process Stack Pointer (PSP). \param [in] topOfProcStack Process Stack Pointer value to set */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) { __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp"); } /** \brief Get Main Stack Pointer This function returns the current value of the Main Stack Pointer (MSP). \return MSP Register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void) { register uint32_t result; __ASM volatile ("MRS %0, msp\n" : "=r" (result) ); return(result); } /** \brief Set Main Stack Pointer This function assigns the given value to the Main Stack Pointer (MSP). \param [in] topOfMainStack Main Stack Pointer value to set */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) { __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp"); } /** \brief Get Priority Mask This function returns the current state of the priority mask bit from the Priority Mask Register. \return Priority Mask value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void) { uint32_t result; __ASM volatile ("MRS %0, primask" : "=r" (result) ); return(result); } /** \brief Set Priority Mask This function assigns the given value to the Priority Mask Register. \param [in] priMask Priority Mask */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask) { __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); } #if (__CORTEX_M >= 0x03) /** \brief Enable FIQ This function enables FIQ interrupts by clearing the F-bit in the CPSR. Can only be executed in Privileged modes. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void) { __ASM volatile ("cpsie f" : : : "memory"); } /** \brief Disable FIQ This function disables FIQ interrupts by setting the F-bit in the CPSR. Can only be executed in Privileged modes. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void) { __ASM volatile ("cpsid f" : : : "memory"); } /** \brief Get Base Priority This function returns the current value of the Base Priority register. \return Base Priority register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void) { uint32_t result; __ASM volatile ("MRS %0, basepri_max" : "=r" (result) ); return(result); } /** \brief Set Base Priority This function assigns the given value to the Base Priority register. \param [in] basePri Base Priority value to set */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value) { __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory"); } /** \brief Get Fault Mask This function returns the current value of the Fault Mask register. \return Fault Mask register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void) { uint32_t result; __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); return(result); } /** \brief Set Fault Mask This function assigns the given value to the Fault Mask register. \param [in] faultMask Fault Mask value to set */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) { __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); } #endif /* (__CORTEX_M >= 0x03) */ #if (__CORTEX_M == 0x04) /** \brief Get FPSCR This function returns the current value of the Floating Point Status/Control register. \return Floating Point Status/Control register value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void) { #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) uint32_t result; /* Empty asm statement works as a scheduling barrier */ __ASM volatile (""); __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); __ASM volatile (""); return(result); #else return(0); #endif } /** \brief Set FPSCR This function assigns the given value to the Floating Point Status/Control register. \param [in] fpscr Floating Point Status/Control value to set */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr) { #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) /* Empty asm statement works as a scheduling barrier */ __ASM volatile (""); __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc"); __ASM volatile (""); #endif } #endif /* (__CORTEX_M == 0x04) */ #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/ /* IAR iccarm specific functions */ #include #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/ /* TI CCS specific functions */ #include #elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/ /* TASKING carm specific functions */ /* * The CMSIS functions have been implemented as intrinsics in the compiler. * Please use "carm -?i" to get an up to date list of all intrinsics, * Including the CMSIS ones. */ #elif defined ( __CSMC__ ) /*------------------ COSMIC Compiler -------------------*/ /* Cosmic specific functions */ #include #endif /*@} end of CMSIS_Core_RegAccFunctions */ #endif /* __CORE_CMFUNC_H */ ================================================ FILE: firmware/system/include/cmsis/core_cmInstr.h ================================================ /**************************************************************************//** * @file core_cmInstr.h * @brief CMSIS Cortex-M Core Instruction Access Header File * @version V3.30 * @date 17. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #ifndef __CORE_CMINSTR_H #define __CORE_CMINSTR_H /* ########################## Core Instruction Access ######################### */ /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface Access to dedicated instructions @{ */ #if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/ /* ARM armcc specific functions */ #if (__ARMCC_VERSION < 400677) #error "Please use ARM Compiler Toolchain V4.0.677 or later!" #endif /** \brief No Operation No Operation does nothing. This instruction can be used for code alignment purposes. */ #define __NOP __nop /** \brief Wait For Interrupt Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. */ #define __WFI __wfi /** \brief Wait For Event Wait For Event is a hint instruction that permits the processor to enter a low-power state until one of a number of events occurs. */ #define __WFE __wfe /** \brief Send Event Send Event is a hint instruction. It causes an event to be signaled to the CPU. */ #define __SEV __sev /** \brief Instruction Synchronization Barrier Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. */ #define __ISB() __isb(0xF) /** \brief Data Synchronization Barrier This function acts as a special kind of Data Memory Barrier. It completes when all explicit memory accesses before this instruction complete. */ #define __DSB() __dsb(0xF) /** \brief Data Memory Barrier This function ensures the apparent order of the explicit memory operations before and after the instruction, without ensuring their completion. */ #define __DMB() __dmb(0xF) /** \brief Reverse byte order (32 bit) This function reverses the byte order in integer value. \param [in] value Value to reverse \return Reversed value */ #define __REV __rev /** \brief Reverse byte order (16 bit) This function reverses the byte order in two unsigned short values. \param [in] value Value to reverse \return Reversed value */ #ifndef __NO_EMBEDDED_ASM __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) { rev16 r0, r0 bx lr } #endif /** \brief Reverse byte order in signed short value This function reverses the byte order in a signed short value with sign extension to integer. \param [in] value Value to reverse \return Reversed value */ #ifndef __NO_EMBEDDED_ASM __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value) { revsh r0, r0 bx lr } #endif /** \brief Rotate Right in unsigned value (32 bit) This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. \param [in] value Value to rotate \param [in] value Number of Bits to rotate \return Rotated value */ #define __ROR __ror /** \brief Breakpoint This function causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached. \param [in] value is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. */ #define __BKPT(value) __breakpoint(value) #if (__CORTEX_M >= 0x03) /** \brief Reverse bit order of value This function reverses the bit order of the given value. \param [in] value Value to reverse \return Reversed value */ #define __RBIT __rbit /** \brief LDR Exclusive (8 bit) This function performs a exclusive LDR command for 8 bit value. \param [in] ptr Pointer to data \return value of type uint8_t at (*ptr) */ #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) /** \brief LDR Exclusive (16 bit) This function performs a exclusive LDR command for 16 bit values. \param [in] ptr Pointer to data \return value of type uint16_t at (*ptr) */ #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) /** \brief LDR Exclusive (32 bit) This function performs a exclusive LDR command for 32 bit values. \param [in] ptr Pointer to data \return value of type uint32_t at (*ptr) */ #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) /** \brief STR Exclusive (8 bit) This function performs a exclusive STR command for 8 bit values. \param [in] value Value to store \param [in] ptr Pointer to location \return 0 Function succeeded \return 1 Function failed */ #define __STREXB(value, ptr) __strex(value, ptr) /** \brief STR Exclusive (16 bit) This function performs a exclusive STR command for 16 bit values. \param [in] value Value to store \param [in] ptr Pointer to location \return 0 Function succeeded \return 1 Function failed */ #define __STREXH(value, ptr) __strex(value, ptr) /** \brief STR Exclusive (32 bit) This function performs a exclusive STR command for 32 bit values. \param [in] value Value to store \param [in] ptr Pointer to location \return 0 Function succeeded \return 1 Function failed */ #define __STREXW(value, ptr) __strex(value, ptr) /** \brief Remove the exclusive lock This function removes the exclusive lock which is created by LDREX. */ #define __CLREX __clrex /** \brief Signed Saturate This function saturates a signed value. \param [in] value Value to be saturated \param [in] sat Bit position to saturate to (1..32) \return Saturated value */ #define __SSAT __ssat /** \brief Unsigned Saturate This function saturates an unsigned value. \param [in] value Value to be saturated \param [in] sat Bit position to saturate to (0..31) \return Saturated value */ #define __USAT __usat /** \brief Count leading zeros This function counts the number of leading zeros of a data value. \param [in] value Value to count the leading zeros \return number of leading zeros in value */ #define __CLZ __clz #endif /* (__CORTEX_M >= 0x03) */ #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/ /* GNU gcc specific functions */ /* Define macros for porting to both thumb1 and thumb2. * For thumb1, use low register (r0-r7), specified by constrant "l" * Otherwise, use general registers, specified by constrant "r" */ #if defined (__thumb__) && !defined (__thumb2__) #define __CMSIS_GCC_OUT_REG(r) "=l" (r) #define __CMSIS_GCC_USE_REG(r) "l" (r) #else #define __CMSIS_GCC_OUT_REG(r) "=r" (r) #define __CMSIS_GCC_USE_REG(r) "r" (r) #endif /** \brief No Operation No Operation does nothing. This instruction can be used for code alignment purposes. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void) { __ASM volatile ("nop"); } /** \brief Wait For Interrupt Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void) { __ASM volatile ("wfi"); } /** \brief Wait For Event Wait For Event is a hint instruction that permits the processor to enter a low-power state until one of a number of events occurs. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void) { __ASM volatile ("wfe"); } /** \brief Send Event Send Event is a hint instruction. It causes an event to be signaled to the CPU. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void) { __ASM volatile ("sev"); } /** \brief Instruction Synchronization Barrier Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void) { __ASM volatile ("isb"); } /** \brief Data Synchronization Barrier This function acts as a special kind of Data Memory Barrier. It completes when all explicit memory accesses before this instruction complete. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void) { __ASM volatile ("dsb"); } /** \brief Data Memory Barrier This function ensures the apparent order of the explicit memory operations before and after the instruction, without ensuring their completion. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void) { __ASM volatile ("dmb"); } /** \brief Reverse byte order (32 bit) This function reverses the byte order in integer value. \param [in] value Value to reverse \return Reversed value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value) { #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) return __builtin_bswap32(value); #else uint32_t result; __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); return(result); #endif } /** \brief Reverse byte order (16 bit) This function reverses the byte order in two unsigned short values. \param [in] value Value to reverse \return Reversed value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value) { uint32_t result; __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); return(result); } /** \brief Reverse byte order in signed short value This function reverses the byte order in a signed short value with sign extension to integer. \param [in] value Value to reverse \return Reversed value */ __attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value) { #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) return (short)__builtin_bswap16(value); #else uint32_t result; __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); return(result); #endif } /** \brief Rotate Right in unsigned value (32 bit) This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. \param [in] value Value to rotate \param [in] value Number of Bits to rotate \return Rotated value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2) { return (op1 >> op2) | (op1 << (32 - op2)); } /** \brief Breakpoint This function causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached. \param [in] value is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. */ #define __BKPT(value) __ASM volatile ("bkpt "#value) #if (__CORTEX_M >= 0x03) /** \brief Reverse bit order of value This function reverses the bit order of the given value. \param [in] value Value to reverse \return Reversed value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value) { uint32_t result; __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); return(result); } /** \brief LDR Exclusive (8 bit) This function performs a exclusive LDR command for 8 bit value. \param [in] ptr Pointer to data \return value of type uint8_t at (*ptr) */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr) { uint32_t result; #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); #else /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not accepted by assembler. So has to use following less efficient pattern. */ __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); #endif return ((uint8_t) result); /* Add explicit type cast here */ } /** \brief LDR Exclusive (16 bit) This function performs a exclusive LDR command for 16 bit values. \param [in] ptr Pointer to data \return value of type uint16_t at (*ptr) */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr) { uint32_t result; #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); #else /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not accepted by assembler. So has to use following less efficient pattern. */ __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); #endif return ((uint16_t) result); /* Add explicit type cast here */ } /** \brief LDR Exclusive (32 bit) This function performs a exclusive LDR command for 32 bit values. \param [in] ptr Pointer to data \return value of type uint32_t at (*ptr) */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr) { uint32_t result; __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); return(result); } /** \brief STR Exclusive (8 bit) This function performs a exclusive STR command for 8 bit values. \param [in] value Value to store \param [in] ptr Pointer to location \return 0 Function succeeded \return 1 Function failed */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) { uint32_t result; __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); return(result); } /** \brief STR Exclusive (16 bit) This function performs a exclusive STR command for 16 bit values. \param [in] value Value to store \param [in] ptr Pointer to location \return 0 Function succeeded \return 1 Function failed */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) { uint32_t result; __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); return(result); } /** \brief STR Exclusive (32 bit) This function performs a exclusive STR command for 32 bit values. \param [in] value Value to store \param [in] ptr Pointer to location \return 0 Function succeeded \return 1 Function failed */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) { uint32_t result; __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); return(result); } /** \brief Remove the exclusive lock This function removes the exclusive lock which is created by LDREX. */ __attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void) { __ASM volatile ("clrex" ::: "memory"); } /** \brief Signed Saturate This function saturates a signed value. \param [in] value Value to be saturated \param [in] sat Bit position to saturate to (1..32) \return Saturated value */ #define __SSAT(ARG1,ARG2) \ ({ \ uint32_t __RES, __ARG1 = (ARG1); \ __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ __RES; \ }) /** \brief Unsigned Saturate This function saturates an unsigned value. \param [in] value Value to be saturated \param [in] sat Bit position to saturate to (0..31) \return Saturated value */ #define __USAT(ARG1,ARG2) \ ({ \ uint32_t __RES, __ARG1 = (ARG1); \ __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ __RES; \ }) /** \brief Count leading zeros This function counts the number of leading zeros of a data value. \param [in] value Value to count the leading zeros \return number of leading zeros in value */ __attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value) { uint32_t result; __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) ); return ((uint8_t) result); /* Add explicit type cast here */ } #endif /* (__CORTEX_M >= 0x03) */ #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/ /* IAR iccarm specific functions */ #include #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/ /* TI CCS specific functions */ #include #elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/ /* TASKING carm specific functions */ /* * The CMSIS functions have been implemented as intrinsics in the compiler. * Please use "carm -?i" to get an up to date list of all intrinsics, * Including the CMSIS ones. */ #elif defined ( __CSMC__ ) /*------------------ COSMIC Compiler -------------------*/ /* Cosmic specific functions */ #include #endif /*@}*/ /* end of group CMSIS_Core_InstructionInterface */ #endif /* __CORE_CMINSTR_H */ ================================================ FILE: firmware/system/include/cmsis/core_sc000.h ================================================ /**************************************************************************//** * @file core_sc000.h * @brief CMSIS SC000 Core Peripheral Access Layer Header File * @version V3.30 * @date 24. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_SC000_H_GENERIC #define __CORE_SC000_H_GENERIC #ifdef __cplusplus extern "C" { #endif /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.
Function-like macros are used to allow more efficient code. */ /******************************************************************************* * CMSIS definitions ******************************************************************************/ /** \ingroup SC000 @{ */ /* CMSIS SC000 definitions */ #define __SC000_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define __SC000_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ #define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16) | \ __SC000_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ #define __CORTEX_SC (000) /*!< Cortex secure core */ #if defined ( __CC_ARM ) #define __ASM __asm /*!< asm keyword for ARM Compiler */ #define __INLINE __inline /*!< inline keyword for ARM Compiler */ #define __STATIC_INLINE static __inline #elif defined ( __GNUC__ ) #define __ASM __asm /*!< asm keyword for GNU Compiler */ #define __INLINE inline /*!< inline keyword for GNU Compiler */ #define __STATIC_INLINE static inline #elif defined ( __ICCARM__ ) #define __ASM __asm /*!< asm keyword for IAR Compiler */ #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ #define __STATIC_INLINE static inline #elif defined ( __TMS470__ ) #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ #define __STATIC_INLINE static inline #elif defined ( __TASKING__ ) #define __ASM __asm /*!< asm keyword for TASKING Compiler */ #define __INLINE inline /*!< inline keyword for TASKING Compiler */ #define __STATIC_INLINE static inline #elif defined ( __CSMC__ ) /* Cosmic */ #define __packed #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ #define __STATIC_INLINE static inline #endif /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all */ #define __FPU_USED 0 #if defined ( __CC_ARM ) #if defined __TARGET_FPU_VFP #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __GNUC__ ) #if defined (__VFP_FP__) && !defined(__SOFTFP__) #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __ICCARM__ ) #if defined __ARMVFP__ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TMS470__ ) #if defined __TI__VFP_SUPPORT____ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TASKING__ ) #if defined __FPU_VFP__ #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __CSMC__ ) /* Cosmic */ #if ( __CSMC__ & 0x400) // FPU present for parser #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #endif #include /* standard types definitions */ #include /* Core Instruction Access */ #include /* Core Function Access */ #endif /* __CORE_SC000_H_GENERIC */ #ifndef __CMSIS_GENERIC #ifndef __CORE_SC000_H_DEPENDANT #define __CORE_SC000_H_DEPENDANT /* check device defines and use defaults */ #if defined __CHECK_DEVICE_DEFINES #ifndef __SC000_REV #define __SC000_REV 0x0000 #warning "__SC000_REV not defined in device header file; using default!" #endif #ifndef __MPU_PRESENT #define __MPU_PRESENT 0 #warning "__MPU_PRESENT not defined in device header file; using default!" #endif #ifndef __NVIC_PRIO_BITS #define __NVIC_PRIO_BITS 2 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" #endif #ifndef __Vendor_SysTickConfig #define __Vendor_SysTickConfig 0 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" #endif #endif /* IO definitions (access restrictions to peripheral registers) */ /** \defgroup CMSIS_glob_defs CMSIS Global Defines IO Type Qualifiers are used \li to specify the access to peripheral variables. \li for automatic generation of peripheral register debug information. */ #ifdef __cplusplus #define __I volatile /*!< Defines 'read only' permissions */ #else #define __I volatile const /*!< Defines 'read only' permissions */ #endif #define __O volatile /*!< Defines 'write only' permissions */ #define __IO volatile /*!< Defines 'read / write' permissions */ /*@} end of group SC000 */ /******************************************************************************* * Register Abstraction Core Register contain: - Core Register - Core NVIC Register - Core SCB Register - Core SysTick Register - Core MPU Register ******************************************************************************/ /** \defgroup CMSIS_core_register Defines and Type Definitions \brief Type definitions and defines for Cortex-M processor based devices. */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CORE Status and Control Registers \brief Core Register type definitions. @{ */ /** \brief Union type to access the Application Program Status Register (APSR). */ typedef union { struct { #if (__CORTEX_M != 0x04) uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ #else uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ #endif uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } APSR_Type; /** \brief Union type to access the Interrupt Program Status Register (IPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } IPSR_Type; /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ #if (__CORTEX_M != 0x04) uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ #else uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ #endif uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } xPSR_Type; /** \brief Union type to access the Control Registers (CONTROL). */ typedef union { struct { uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } CONTROL_Type; /*@} end of group CMSIS_CORE */ /** \ingroup CMSIS_core_register \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers @{ */ /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). */ typedef struct { __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ uint32_t RESERVED0[31]; __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ uint32_t RSERVED1[31]; __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ uint32_t RESERVED2[31]; __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ uint32_t RESERVED3[31]; uint32_t RESERVED4[64]; __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ } NVIC_Type; /*@} end of group CMSIS_NVIC */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCB System Control Block (SCB) \brief Type definitions for the System Control Block Registers @{ */ /** \brief Structure type to access the System Control Block (SCB). */ typedef struct { __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ uint32_t RESERVED0[1]; __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ uint32_t RESERVED1[154]; __IO uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Register */ } SCB_Type; /* SCB CPUID Register Definitions */ #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ /* SCB Application Interrupt and Reset Control Register Definitions */ #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ /* SCB System Control Register Definitions */ #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ /* SCB Configuration Control Register Definitions */ #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ /* SCB System Handler Control and State Register Definitions */ #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ /* SCB Security Features Register Definitions */ #define SCB_SFCR_UNIBRTIMING_Pos 0 /*!< SCB SFCR: UNIBRTIMING Position */ #define SCB_SFCR_UNIBRTIMING_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SFCR: UNIBRTIMING Mask */ #define SCB_SFCR_SECKEY_Pos 16 /*!< SCB SFCR: SECKEY Position */ #define SCB_SFCR_SECKEY_Msk (0xFFFFUL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SFCR: SECKEY Mask */ /*@} end of group CMSIS_SCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) \brief Type definitions for the System Control and ID Register not in the SCB @{ */ /** \brief Structure type to access the System Control and ID Register not in the SCB. */ typedef struct { uint32_t RESERVED0[2]; __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ } SCnSCB_Type; /* Auxiliary Control Register Definitions */ #define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */ #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */ /*@} end of group CMSIS_SCnotSCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SysTick System Tick Timer (SysTick) \brief Type definitions for the System Timer Registers. @{ */ /** \brief Structure type to access the System Timer (SysTick). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ } SysTick_Type; /* SysTick Control / Status Register Definitions */ #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ /* SysTick Reload Register Definitions */ #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ /* SysTick Current Register Definitions */ #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ /* SysTick Calibration Register Definitions */ #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ /*@} end of group CMSIS_SysTick */ #if (__MPU_PRESENT == 1) /** \ingroup CMSIS_core_register \defgroup CMSIS_MPU Memory Protection Unit (MPU) \brief Type definitions for the Memory Protection Unit (MPU) @{ */ /** \brief Structure type to access the Memory Protection Unit (MPU). */ typedef struct { __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ } MPU_Type; /* MPU Type Register */ #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ /* MPU Control Register */ #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ /* MPU Region Number Register */ #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ /* MPU Region Base Address Register */ #define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */ #define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ /* MPU Region Attribute and Size Register */ #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ /*@} end of group CMSIS_MPU */ #endif /** \ingroup CMSIS_core_register \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file. @{ */ /*@} end of group CMSIS_CoreDebug */ /** \ingroup CMSIS_core_register \defgroup CMSIS_core_base Core Definitions \brief Definitions for base addresses, unions, and structures. @{ */ /* Memory mapping of SC000 Hardware */ #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ #if (__MPU_PRESENT == 1) #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ #endif /*@} */ /******************************************************************************* * Hardware Abstraction Layer Core Function Interface contains: - Core NVIC Functions - Core SysTick Functions - Core Register Access Functions ******************************************************************************/ /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference */ /* ########################## NVIC functions #################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_NVICFunctions NVIC Functions \brief Functions that manage interrupts and exceptions via the NVIC. @{ */ /* Interrupt Priorities are WORD accessible only under ARMv6M */ /* The following MACROS handle generation of the register offset and byte masks */ #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) /** \brief Enable External Interrupt The function enables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) { NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Disable External Interrupt The function disables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) { NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Get Pending Interrupt The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not pending. \return 1 Interrupt status is pending. */ __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) { return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); } /** \brief Set Pending Interrupt The function sets the pending bit of an external interrupt. \param [in] IRQn Interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) { NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); } /** \brief Clear Pending Interrupt The function clears the pending bit of an external interrupt. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) { NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ } /** \brief Set Interrupt Priority The function sets the priority of an interrupt. \note The priority cannot be set for every core interrupt. \param [in] IRQn Interrupt number. \param [in] priority Priority to set. */ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { if(IRQn < 0) { SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } else { NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } } /** \brief Get Interrupt Priority The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. \param [in] IRQn Interrupt number. \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. */ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) { if(IRQn < 0) { return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ else { return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ } /** \brief System Reset The function initiates a system reset request to reset the MCU. */ __STATIC_INLINE void NVIC_SystemReset(void) { __DSB(); /* Ensure all outstanding memory accesses included buffered write are completed before reset */ SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | SCB_AIRCR_SYSRESETREQ_Msk); __DSB(); /* Ensure completion of memory access */ while(1); /* wait until reset */ } /*@} end of CMSIS_Core_NVICFunctions */ /* ################################## SysTick function ############################################ */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_SysTickFunctions SysTick Functions \brief Functions that configure the System. @{ */ #if (__Vendor_SysTickConfig == 0) /** \brief System Tick Configuration The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. \param [in] ticks Number of ticks between two interrupts. \return 0 Function succeeded. \return 1 Function failed. \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ SysTick->LOAD = ticks - 1; /* set reload register */ NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ SysTick->VAL = 0; /* Load the SysTick Counter Value */ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0); /* Function successful */ } #endif /*@} end of CMSIS_Core_SysTickFunctions */ #endif /* __CORE_SC000_H_DEPENDANT */ #ifdef __cplusplus } #endif #endif /* __CMSIS_GENERIC */ ================================================ FILE: firmware/system/include/cmsis/core_sc300.h ================================================ /**************************************************************************//** * @file core_sc300.h * @brief CMSIS SC300 Core Peripheral Access Layer Header File * @version V3.30 * @date 24. February 2014 * * @note * ******************************************************************************/ /* Copyright (c) 2009 - 2014 ARM LIMITED All rights reserved. Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. - Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. - Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ---------------------------------------------------------------------------*/ #if defined ( __ICCARM__ ) #pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_SC300_H_GENERIC #define __CORE_SC300_H_GENERIC #ifdef __cplusplus extern "C" { #endif /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.
Function-like macros are used to allow more efficient code. */ /******************************************************************************* * CMSIS definitions ******************************************************************************/ /** \ingroup SC3000 @{ */ /* CMSIS SC300 definitions */ #define __SC300_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define __SC300_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ #define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16) | \ __SC300_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ #define __CORTEX_SC (300) /*!< Cortex secure core */ #if defined ( __CC_ARM ) #define __ASM __asm /*!< asm keyword for ARM Compiler */ #define __INLINE __inline /*!< inline keyword for ARM Compiler */ #define __STATIC_INLINE static __inline #elif defined ( __GNUC__ ) #define __ASM __asm /*!< asm keyword for GNU Compiler */ #define __INLINE inline /*!< inline keyword for GNU Compiler */ #define __STATIC_INLINE static inline #elif defined ( __ICCARM__ ) #define __ASM __asm /*!< asm keyword for IAR Compiler */ #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ #define __STATIC_INLINE static inline #elif defined ( __TMS470__ ) #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ #define __STATIC_INLINE static inline #elif defined ( __TASKING__ ) #define __ASM __asm /*!< asm keyword for TASKING Compiler */ #define __INLINE inline /*!< inline keyword for TASKING Compiler */ #define __STATIC_INLINE static inline #elif defined ( __CSMC__ ) /* Cosmic */ #define __packed #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ #define __STATIC_INLINE static inline #endif /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all */ #define __FPU_USED 0 #if defined ( __CC_ARM ) #if defined __TARGET_FPU_VFP #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __GNUC__ ) #if defined (__VFP_FP__) && !defined(__SOFTFP__) #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __ICCARM__ ) #if defined __ARMVFP__ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TMS470__ ) #if defined __TI__VFP_SUPPORT____ #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __TASKING__ ) #if defined __FPU_VFP__ #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #elif defined ( __CSMC__ ) /* Cosmic */ #if ( __CSMC__ & 0x400) // FPU present for parser #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" #endif #endif #include /* standard types definitions */ #include /* Core Instruction Access */ #include /* Core Function Access */ #endif /* __CORE_SC300_H_GENERIC */ #ifndef __CMSIS_GENERIC #ifndef __CORE_SC300_H_DEPENDANT #define __CORE_SC300_H_DEPENDANT /* check device defines and use defaults */ #if defined __CHECK_DEVICE_DEFINES #ifndef __SC300_REV #define __SC300_REV 0x0000 #warning "__SC300_REV not defined in device header file; using default!" #endif #ifndef __MPU_PRESENT #define __MPU_PRESENT 0 #warning "__MPU_PRESENT not defined in device header file; using default!" #endif #ifndef __NVIC_PRIO_BITS #define __NVIC_PRIO_BITS 4 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" #endif #ifndef __Vendor_SysTickConfig #define __Vendor_SysTickConfig 0 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" #endif #endif /* IO definitions (access restrictions to peripheral registers) */ /** \defgroup CMSIS_glob_defs CMSIS Global Defines IO Type Qualifiers are used \li to specify the access to peripheral variables. \li for automatic generation of peripheral register debug information. */ #ifdef __cplusplus #define __I volatile /*!< Defines 'read only' permissions */ #else #define __I volatile const /*!< Defines 'read only' permissions */ #endif #define __O volatile /*!< Defines 'write only' permissions */ #define __IO volatile /*!< Defines 'read / write' permissions */ /*@} end of group SC300 */ /******************************************************************************* * Register Abstraction Core Register contain: - Core Register - Core NVIC Register - Core SCB Register - Core SysTick Register - Core Debug Register - Core MPU Register ******************************************************************************/ /** \defgroup CMSIS_core_register Defines and Type Definitions \brief Type definitions and defines for Cortex-M processor based devices. */ /** \ingroup CMSIS_core_register \defgroup CMSIS_CORE Status and Control Registers \brief Core Register type definitions. @{ */ /** \brief Union type to access the Application Program Status Register (APSR). */ typedef union { struct { #if (__CORTEX_M != 0x04) uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ #else uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ #endif uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } APSR_Type; /** \brief Union type to access the Interrupt Program Status Register (IPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } IPSR_Type; /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). */ typedef union { struct { uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ #if (__CORTEX_M != 0x04) uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ #else uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ #endif uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ uint32_t C:1; /*!< bit: 29 Carry condition code flag */ uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ uint32_t N:1; /*!< bit: 31 Negative condition code flag */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } xPSR_Type; /** \brief Union type to access the Control Registers (CONTROL). */ typedef union { struct { uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ } b; /*!< Structure used for bit access */ uint32_t w; /*!< Type used for word access */ } CONTROL_Type; /*@} end of group CMSIS_CORE */ /** \ingroup CMSIS_core_register \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers @{ */ /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). */ typedef struct { __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ uint32_t RESERVED0[24]; __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ uint32_t RSERVED1[24]; __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ uint32_t RESERVED2[24]; __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ uint32_t RESERVED3[24]; __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ uint32_t RESERVED4[56]; __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ uint32_t RESERVED5[644]; __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ } NVIC_Type; /* Software Triggered Interrupt Register Definitions */ #define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */ #define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */ /*@} end of group CMSIS_NVIC */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCB System Control Block (SCB) \brief Type definitions for the System Control Block Registers @{ */ /** \brief Structure type to access the System Control Block (SCB). */ typedef struct { __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ uint32_t RESERVED0[5]; __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ } SCB_Type; /* SCB CPUID Register Definitions */ #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ /* SCB Interrupt Control State Register Definitions */ #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ #define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */ #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ /* SCB Vector Table Offset Register Definitions */ #define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */ #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ #define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ /* SCB Application Interrupt and Reset Control Register Definitions */ #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ #define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */ #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ #define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */ #define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */ /* SCB System Control Register Definitions */ #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ /* SCB Configuration Control Register Definitions */ #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ #define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */ #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ #define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */ #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ #define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */ #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ #define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */ #define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */ /* SCB System Handler Control and State Register Definitions */ #define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */ #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ #define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */ #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ #define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */ #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ #define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */ #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ #define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */ #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ #define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */ #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ #define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */ #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ #define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */ #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ #define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */ #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ #define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */ #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ #define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */ #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ #define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */ #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ #define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */ #define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */ /* SCB Configurable Fault Status Registers Definitions */ #define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */ #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ #define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */ #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ #define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */ #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ /* SCB Hard Fault Status Registers Definitions */ #define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */ #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ #define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */ #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ #define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */ #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ /* SCB Debug Fault Status Register Definitions */ #define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */ #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ #define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */ #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ #define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */ #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ #define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */ #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ #define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */ #define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */ /*@} end of group CMSIS_SCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) \brief Type definitions for the System Control and ID Register not in the SCB @{ */ /** \brief Structure type to access the System Control and ID Register not in the SCB. */ typedef struct { uint32_t RESERVED0[1]; __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ uint32_t RESERVED1[1]; } SCnSCB_Type; /* Interrupt Controller Type Register Definitions */ #define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */ #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */ /*@} end of group CMSIS_SCnotSCB */ /** \ingroup CMSIS_core_register \defgroup CMSIS_SysTick System Tick Timer (SysTick) \brief Type definitions for the System Timer Registers. @{ */ /** \brief Structure type to access the System Timer (SysTick). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ } SysTick_Type; /* SysTick Control / Status Register Definitions */ #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ /* SysTick Reload Register Definitions */ #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ /* SysTick Current Register Definitions */ #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ /* SysTick Calibration Register Definitions */ #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ /*@} end of group CMSIS_SysTick */ /** \ingroup CMSIS_core_register \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) \brief Type definitions for the Instrumentation Trace Macrocell (ITM) @{ */ /** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). */ typedef struct { __O union { __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ uint32_t RESERVED0[864]; __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ uint32_t RESERVED1[15]; __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ uint32_t RESERVED2[15]; __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ uint32_t RESERVED3[29]; __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ uint32_t RESERVED4[43]; __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ uint32_t RESERVED5[6]; __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ } ITM_Type; /* ITM Trace Privilege Register Definitions */ #define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */ #define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */ /* ITM Trace Control Register Definitions */ #define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */ #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ #define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */ #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ #define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */ #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ #define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */ #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ #define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */ #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ #define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */ #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ #define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */ #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ #define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */ #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ #define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */ #define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */ /* ITM Integration Write Register Definitions */ #define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */ #define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */ /* ITM Integration Read Register Definitions */ #define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */ #define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */ /* ITM Integration Mode Control Register Definitions */ #define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */ #define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */ /* ITM Lock Status Register Definitions */ #define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */ #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ #define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */ #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ #define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */ #define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */ /*@}*/ /* end of group CMSIS_ITM */ /** \ingroup CMSIS_core_register \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) \brief Type definitions for the Data Watchpoint and Trace (DWT) @{ */ /** \brief Structure type to access the Data Watchpoint and Trace Register (DWT). */ typedef struct { __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ uint32_t RESERVED0[1]; __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ uint32_t RESERVED1[1]; __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ uint32_t RESERVED2[1]; __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ } DWT_Type; /* DWT Control Register Definitions */ #define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */ #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ #define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */ #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ #define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */ #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ #define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */ #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ #define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */ #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ #define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */ #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ #define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */ #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ #define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */ #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ #define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */ #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ #define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */ #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ #define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */ #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ #define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */ #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ #define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */ #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ #define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */ #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ #define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */ #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ #define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */ #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ #define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */ #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ #define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */ #define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */ /* DWT CPI Count Register Definitions */ #define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */ #define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */ /* DWT Exception Overhead Count Register Definitions */ #define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */ #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */ /* DWT Sleep Count Register Definitions */ #define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */ #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ /* DWT LSU Count Register Definitions */ #define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */ #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */ /* DWT Folded-instruction Count Register Definitions */ #define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */ #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */ /* DWT Comparator Mask Register Definitions */ #define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */ #define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */ /* DWT Comparator Function Register Definitions */ #define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */ #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ #define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */ #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ #define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */ #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ #define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */ #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ #define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */ #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ #define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */ #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ #define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */ #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ #define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */ #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ #define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */ #define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */ /*@}*/ /* end of group CMSIS_DWT */ /** \ingroup CMSIS_core_register \defgroup CMSIS_TPI Trace Port Interface (TPI) \brief Type definitions for the Trace Port Interface (TPI) @{ */ /** \brief Structure type to access the Trace Port Interface Register (TPI). */ typedef struct { __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ uint32_t RESERVED0[2]; __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ uint32_t RESERVED1[55]; __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ uint32_t RESERVED2[131]; __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ uint32_t RESERVED3[759]; __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ uint32_t RESERVED4[1]; __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ uint32_t RESERVED5[39]; __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ uint32_t RESERVED7[8]; __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ } TPI_Type; /* TPI Asynchronous Clock Prescaler Register Definitions */ #define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */ #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */ /* TPI Selected Pin Protocol Register Definitions */ #define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */ #define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */ /* TPI Formatter and Flush Status Register Definitions */ #define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */ #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ #define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */ #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ #define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */ #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ #define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */ #define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */ /* TPI Formatter and Flush Control Register Definitions */ #define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */ #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ #define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */ #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ /* TPI TRIGGER Register Definitions */ #define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */ #define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */ /* TPI Integration ETM Data Register Definitions (FIFO0) */ #define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */ #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ #define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */ #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ #define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */ #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ #define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */ #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ #define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */ #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ #define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */ #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ #define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */ #define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */ /* TPI ITATBCTR2 Register Definitions */ #define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */ #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */ /* TPI Integration ITM Data Register Definitions (FIFO1) */ #define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */ #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ #define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */ #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ #define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */ #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ #define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */ #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ #define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */ #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ #define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */ #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ #define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */ #define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */ /* TPI ITATBCTR0 Register Definitions */ #define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */ #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */ /* TPI Integration Mode Control Register Definitions */ #define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */ #define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */ /* TPI DEVID Register Definitions */ #define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */ #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ #define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */ #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ #define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */ #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ #define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */ #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ #define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */ #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ #define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */ #define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */ /* TPI DEVTYPE Register Definitions */ #define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */ #define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */ #define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */ #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ /*@}*/ /* end of group CMSIS_TPI */ #if (__MPU_PRESENT == 1) /** \ingroup CMSIS_core_register \defgroup CMSIS_MPU Memory Protection Unit (MPU) \brief Type definitions for the Memory Protection Unit (MPU) @{ */ /** \brief Structure type to access the Memory Protection Unit (MPU). */ typedef struct { __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ } MPU_Type; /* MPU Type Register */ #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ /* MPU Control Register */ #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ /* MPU Region Number Register */ #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ /* MPU Region Base Address Register */ #define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */ #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ /* MPU Region Attribute and Size Register */ #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ /*@} end of group CMSIS_MPU */ #endif /** \ingroup CMSIS_core_register \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) \brief Type definitions for the Core Debug Registers @{ */ /** \brief Structure type to access the Core Debug Register (CoreDebug). */ typedef struct { __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ } CoreDebug_Type; /* Debug Halting Control and Status Register */ #define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */ #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ #define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */ #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ #define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */ #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */ #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ #define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */ #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ #define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */ #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ #define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */ #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ #define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */ #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ #define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */ #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */ #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ /* Debug Core Register Selector Register */ #define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */ #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ #define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */ #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */ /* Debug Exception and Monitor Control Register */ #define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */ #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ #define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */ #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ #define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */ #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ #define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */ #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ #define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */ #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ #define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */ #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */ #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ #define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */ #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ #define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */ #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ #define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */ #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */ #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ #define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */ #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ #define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */ #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ /*@} end of group CMSIS_CoreDebug */ /** \ingroup CMSIS_core_register \defgroup CMSIS_core_base Core Definitions \brief Definitions for base addresses, unions, and structures. @{ */ /* Memory mapping of Cortex-M3 Hardware */ #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ #if (__MPU_PRESENT == 1) #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ #endif /*@} */ /******************************************************************************* * Hardware Abstraction Layer Core Function Interface contains: - Core NVIC Functions - Core SysTick Functions - Core Debug Functions - Core Register Access Functions ******************************************************************************/ /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference */ /* ########################## NVIC functions #################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_NVICFunctions NVIC Functions \brief Functions that manage interrupts and exceptions via the NVIC. @{ */ /** \brief Set Priority Grouping The function sets the priority grouping field using the required unlock sequence. The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. \param [in] PriorityGroup Priority grouping field. */ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) { uint32_t reg_value; uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */ reg_value = SCB->AIRCR; /* read old register configuration */ reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */ reg_value = (reg_value | ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) | (PriorityGroupTmp << 8)); /* Insert write key and priorty group */ SCB->AIRCR = reg_value; } /** \brief Get Priority Grouping The function reads the priority grouping field from the NVIC Interrupt Controller. \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). */ __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) { return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */ } /** \brief Enable External Interrupt The function enables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) { NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */ } /** \brief Disable External Interrupt The function disables a device-specific interrupt in the NVIC interrupt controller. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) { NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ } /** \brief Get Pending Interrupt The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not pending. \return 1 Interrupt status is pending. */ __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) { return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */ } /** \brief Set Pending Interrupt The function sets the pending bit of an external interrupt. \param [in] IRQn Interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) { NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */ } /** \brief Clear Pending Interrupt The function clears the pending bit of an external interrupt. \param [in] IRQn External interrupt number. Value cannot be negative. */ __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) { NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ } /** \brief Get Active Interrupt The function reads the active register in NVIC and returns the active bit. \param [in] IRQn Interrupt number. \return 0 Interrupt status is not active. \return 1 Interrupt status is active. */ __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) { return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */ } /** \brief Set Interrupt Priority The function sets the priority of an interrupt. \note The priority cannot be set for every core interrupt. \param [in] IRQn Interrupt number. \param [in] priority Priority to set. */ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { if(IRQn < 0) { SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */ else { NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */ } /** \brief Get Interrupt Priority The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt. \param [in] IRQn Interrupt number. \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. */ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) { if(IRQn < 0) { return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */ else { return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ } /** \brief Encode Priority The function encodes the priority for an interrupt with the given priority group, preemptive priority value, and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set. \param [in] PriorityGroup Used priority group. \param [in] PreemptPriority Preemptive priority value (starting from 0). \param [in] SubPriority Subpriority value (starting from 0). \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). */ __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) { uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; return ( ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | ((SubPriority & ((1 << (SubPriorityBits )) - 1))) ); } /** \brief Decode Priority The function decodes an interrupt priority value with a given priority group to preemptive priority value and subpriority value. In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set. \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). \param [in] PriorityGroup Used priority group. \param [out] pPreemptPriority Preemptive priority value (starting from 0). \param [out] pSubPriority Subpriority value (starting from 0). */ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority) { uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1); *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1); } /** \brief System Reset The function initiates a system reset request to reset the MCU. */ __STATIC_INLINE void NVIC_SystemReset(void) { __DSB(); /* Ensure all outstanding memory accesses included buffered write are completed before reset */ SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */ __DSB(); /* Ensure completion of memory access */ while(1); /* wait until reset */ } /*@} end of CMSIS_Core_NVICFunctions */ /* ################################## SysTick function ############################################ */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_Core_SysTickFunctions SysTick Functions \brief Functions that configure the System. @{ */ #if (__Vendor_SysTickConfig == 0) /** \brief System Tick Configuration The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. \param [in] ticks Number of ticks between two interrupts. \return 0 Function succeeded. \return 1 Function failed. \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ SysTick->LOAD = ticks - 1; /* set reload register */ NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ SysTick->VAL = 0; /* Load the SysTick Counter Value */ SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0); /* Function successful */ } #endif /*@} end of CMSIS_Core_SysTickFunctions */ /* ##################################### Debug In/Output function ########################################### */ /** \ingroup CMSIS_Core_FunctionInterface \defgroup CMSIS_core_DebugFunctions ITM Functions \brief Functions that access the ITM debug interface. @{ */ extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ #define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ /** \brief ITM Send Character The function transmits a character via the ITM channel 0, and \li Just returns when no debugger is connected that has booked the output. \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. \param [in] ch Character to transmit. \returns Character to transmit. */ __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) { if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ { while (ITM->PORT[0].u32 == 0); ITM->PORT[0].u8 = (uint8_t) ch; } return (ch); } /** \brief ITM Receive Character The function inputs a character via the external variable \ref ITM_RxBuffer. \return Received character. \return -1 No character pending. */ __STATIC_INLINE int32_t ITM_ReceiveChar (void) { int32_t ch = -1; /* no character available */ if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) { ch = ITM_RxBuffer; ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ } return (ch); } /** \brief ITM Check Character The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. \return 0 No character available. \return 1 Character available. */ __STATIC_INLINE int32_t ITM_CheckChar (void) { if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) { return (0); /* no character available */ } else { return (1); /* character available */ } } /*@} end of CMSIS_core_DebugFunctions */ #endif /* __CORE_SC300_H_DEPENDANT */ #ifdef __cplusplus } #endif #endif /* __CMSIS_GENERIC */ ================================================ FILE: firmware/system/include/cmsis/stm32f10x.h ================================================ /** ****************************************************************************** * @file stm32f10x.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief CMSIS Cortex-M3 Device Peripheral Access Layer Header File. * This file contains all the peripheral register's definitions, bits * definitions and memory mapping for STM32F10x Connectivity line, * High density, High density value line, Medium density, * Medium density Value line, Low density, Low density Value line * and XL-density devices. * * The file is the unique include file that the application programmer * is using in the C source code, usually in main.c. This file contains: * - Configuration section that allows to select: * - The device used in the target application * - To use or not the peripheral's drivers in application code(i.e. * code will be based on direct access to peripheral's registers * rather than drivers API), this option is controlled by * "#define USE_STDPERIPH_DRIVER" * - To change few application-specific parameters such as the HSE * crystal frequency * - Data structures and the address mapping for all peripherals * - Peripheral's registers declarations and bits definition * - Macros to access peripheral's registers hardware * ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /** @addtogroup CMSIS * @{ */ /** @addtogroup stm32f10x * @{ */ #ifndef __STM32F10x_H #define __STM32F10x_H #ifdef __cplusplus extern "C" { #endif /** @addtogroup Library_configuration_section * @{ */ /* Uncomment the line below according to the target STM32 device used in your application */ #if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD) && !defined (STM32F10X_HD_VL) && !defined (STM32F10X_XL) && !defined (STM32F10X_CL) /* #define STM32F10X_LD */ /*!< STM32F10X_LD: STM32 Low density devices */ /* #define STM32F10X_LD_VL */ /*!< STM32F10X_LD_VL: STM32 Low density Value Line devices */ /* #define STM32F10X_MD */ /*!< STM32F10X_MD: STM32 Medium density devices */ /* #define STM32F10X_MD_VL */ /*!< STM32F10X_MD_VL: STM32 Medium density Value Line devices */ /* #define STM32F10X_HD */ /*!< STM32F10X_HD: STM32 High density devices */ /* #define STM32F10X_HD_VL */ /*!< STM32F10X_HD_VL: STM32 High density value line devices */ /* #define STM32F10X_XL */ /*!< STM32F10X_XL: STM32 XL-density devices */ /* #define STM32F10X_CL */ /*!< STM32F10X_CL: STM32 Connectivity line devices */ #endif /* Tip: To avoid modifying this file each time you need to switch between these devices, you can define the device in your toolchain compiler preprocessor. - Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes. - Low-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes. - Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes. - Medium-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes. - High-density devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes. - High-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes. - XL-density devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 512 and 1024 Kbytes. - Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers. */ #if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD) && !defined (STM32F10X_HD_VL) && !defined (STM32F10X_XL) && !defined (STM32F10X_CL) #error "Please select first the target STM32F10x device used in your application (in stm32f10x.h file)" #endif #if !defined USE_STDPERIPH_DRIVER /** * @brief Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers */ /*#define USE_STDPERIPH_DRIVER*/ #endif /** * @brief In the following line adjust the value of External High Speed oscillator (HSE) used in your application Tip: To avoid modifying this file each time you need to use different HSE, you can define the HSE value in your toolchain compiler preprocessor. */ #if !defined HSE_VALUE #ifdef STM32F10X_CL #define HSE_VALUE ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */ #else #define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz */ #endif /* STM32F10X_CL */ #endif /* HSE_VALUE */ /** * @brief In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value */ #define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500) /*!< Time out for HSE start up */ #define HSI_VALUE ((uint32_t)8000000) /*!< Value of the Internal oscillator in Hz*/ /** * @brief STM32F10x Standard Peripheral Library version number */ #define __STM32F10X_STDPERIPH_VERSION_MAIN (0x03) /*!< [31:24] main version */ #define __STM32F10X_STDPERIPH_VERSION_SUB1 (0x05) /*!< [23:16] sub1 version */ #define __STM32F10X_STDPERIPH_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */ #define __STM32F10X_STDPERIPH_VERSION_RC (0x00) /*!< [7:0] release candidate */ #define __STM32F10X_STDPERIPH_VERSION ( (__STM32F10X_STDPERIPH_VERSION_MAIN << 24)\ |(__STM32F10X_STDPERIPH_VERSION_SUB1 << 16)\ |(__STM32F10X_STDPERIPH_VERSION_SUB2 << 8)\ |(__STM32F10X_STDPERIPH_VERSION_RC)) /** * @} */ /** @addtogroup Configuration_section_for_CMSIS * @{ */ /** * @brief Configuration of the Cortex-M3 Processor and Core Peripherals */ #ifdef STM32F10X_XL #define __MPU_PRESENT 1 /*!< STM32 XL-density devices provide an MPU */ #else #define __MPU_PRESENT 0 /*!< Other STM32 devices does not provide an MPU */ #endif /* STM32F10X_XL */ #define __NVIC_PRIO_BITS 4 /*!< STM32 uses 4 Bits for the Priority Levels */ #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ /** * @brief STM32F10x Interrupt Number Definition, according to the selected device * in @ref Library_configuration_section */ typedef enum IRQn { /****** Cortex-M3 Processor Exceptions Numbers ***************************************************/ NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */ BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */ UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */ SVCall_IRQn = -5, /*!< 11 Cortex-M3 SV Call Interrupt */ DebugMonitor_IRQn = -4, /*!< 12 Cortex-M3 Debug Monitor Interrupt */ PendSV_IRQn = -2, /*!< 14 Cortex-M3 Pend SV Interrupt */ SysTick_IRQn = -1, /*!< 15 Cortex-M3 System Tick Interrupt */ /****** STM32 specific Interrupt Numbers *********************************************************/ WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */ TAMPER_IRQn = 2, /*!< Tamper Interrupt */ RTC_IRQn = 3, /*!< RTC global Interrupt */ FLASH_IRQn = 4, /*!< FLASH global Interrupt */ RCC_IRQn = 5, /*!< RCC global Interrupt */ EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */ DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */ DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */ DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */ DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */ DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */ DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */ #ifdef STM32F10X_LD ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42 /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */ #endif /* STM32F10X_LD */ #ifdef STM32F10X_LD_VL ADC1_IRQn = 18, /*!< ADC1 global Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */ TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */ TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ CEC_IRQn = 42, /*!< HDMI-CEC Interrupt */ TIM6_DAC_IRQn = 54, /*!< TIM6 and DAC underrun Interrupt */ TIM7_IRQn = 55 /*!< TIM7 Interrupt */ #endif /* STM32F10X_LD_VL */ #ifdef STM32F10X_MD ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42 /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */ #endif /* STM32F10X_MD */ #ifdef STM32F10X_MD_VL ADC1_IRQn = 18, /*!< ADC1 global Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */ TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */ TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ CEC_IRQn = 42, /*!< HDMI-CEC Interrupt */ TIM6_DAC_IRQn = 54, /*!< TIM6 and DAC underrun Interrupt */ TIM7_IRQn = 55 /*!< TIM7 Interrupt */ #endif /* STM32F10X_MD_VL */ #ifdef STM32F10X_HD ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42, /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */ TIM8_BRK_IRQn = 43, /*!< TIM8 Break Interrupt */ TIM8_UP_IRQn = 44, /*!< TIM8 Update Interrupt */ TIM8_TRG_COM_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt */ TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ ADC3_IRQn = 47, /*!< ADC3 global Interrupt */ FSMC_IRQn = 48, /*!< FSMC global Interrupt */ SDIO_IRQn = 49, /*!< SDIO global Interrupt */ TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ UART4_IRQn = 52, /*!< UART4 global Interrupt */ UART5_IRQn = 53, /*!< UART5 global Interrupt */ TIM6_IRQn = 54, /*!< TIM6 global Interrupt */ TIM7_IRQn = 55, /*!< TIM7 global Interrupt */ DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */ DMA2_Channel4_5_IRQn = 59 /*!< DMA2 Channel 4 and Channel 5 global Interrupt */ #endif /* STM32F10X_HD */ #ifdef STM32F10X_HD_VL ADC1_IRQn = 18, /*!< ADC1 global Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */ TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */ TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ CEC_IRQn = 42, /*!< HDMI-CEC Interrupt */ TIM12_IRQn = 43, /*!< TIM12 global Interrupt */ TIM13_IRQn = 44, /*!< TIM13 global Interrupt */ TIM14_IRQn = 45, /*!< TIM14 global Interrupt */ TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ UART4_IRQn = 52, /*!< UART4 global Interrupt */ UART5_IRQn = 53, /*!< UART5 global Interrupt */ TIM6_DAC_IRQn = 54, /*!< TIM6 and DAC underrun Interrupt */ TIM7_IRQn = 55, /*!< TIM7 Interrupt */ DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */ DMA2_Channel4_5_IRQn = 59, /*!< DMA2 Channel 4 and Channel 5 global Interrupt */ DMA2_Channel5_IRQn = 60 /*!< DMA2 Channel 5 global Interrupt (DMA2 Channel 5 is mapped at position 60 only if the MISC_REMAP bit in the AFIO_MAPR2 register is set) */ #endif /* STM32F10X_HD_VL */ #ifdef STM32F10X_XL ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break Interrupt and TIM9 global Interrupt */ TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global Interrupt */ TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42, /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */ TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global Interrupt */ TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global Interrupt */ TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ ADC3_IRQn = 47, /*!< ADC3 global Interrupt */ FSMC_IRQn = 48, /*!< FSMC global Interrupt */ SDIO_IRQn = 49, /*!< SDIO global Interrupt */ TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ UART4_IRQn = 52, /*!< UART4 global Interrupt */ UART5_IRQn = 53, /*!< UART5 global Interrupt */ TIM6_IRQn = 54, /*!< TIM6 global Interrupt */ TIM7_IRQn = 55, /*!< TIM7 global Interrupt */ DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */ DMA2_Channel4_5_IRQn = 59 /*!< DMA2 Channel 4 and Channel 5 global Interrupt */ #endif /* STM32F10X_XL */ #ifdef STM32F10X_CL ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */ CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */ CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS WakeUp from suspend through EXTI Line Interrupt */ TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ UART4_IRQn = 52, /*!< UART4 global Interrupt */ UART5_IRQn = 53, /*!< UART5 global Interrupt */ TIM6_IRQn = 54, /*!< TIM6 global Interrupt */ TIM7_IRQn = 55, /*!< TIM7 global Interrupt */ DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */ DMA2_Channel4_IRQn = 59, /*!< DMA2 Channel 4 global Interrupt */ DMA2_Channel5_IRQn = 60, /*!< DMA2 Channel 5 global Interrupt */ ETH_IRQn = 61, /*!< Ethernet global Interrupt */ ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */ CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */ CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */ CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */ CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */ OTG_FS_IRQn = 67 /*!< USB OTG FS global Interrupt */ #endif /* STM32F10X_CL */ } IRQn_Type; /** * @} */ #include "core_cm3.h" #include "system_stm32f10x.h" #include /** @addtogroup Exported_types * @{ */ /*!< STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */ typedef int32_t s32; typedef int16_t s16; typedef int8_t s8; typedef const int32_t sc32; /*!< Read Only */ typedef const int16_t sc16; /*!< Read Only */ typedef const int8_t sc8; /*!< Read Only */ typedef __IO int32_t vs32; typedef __IO int16_t vs16; typedef __IO int8_t vs8; typedef __I int32_t vsc32; /*!< Read Only */ typedef __I int16_t vsc16; /*!< Read Only */ typedef __I int8_t vsc8; /*!< Read Only */ typedef uint32_t u32; typedef uint16_t u16; typedef uint8_t u8; typedef const uint32_t uc32; /*!< Read Only */ typedef const uint16_t uc16; /*!< Read Only */ typedef const uint8_t uc8; /*!< Read Only */ typedef __IO uint32_t vu32; typedef __IO uint16_t vu16; typedef __IO uint8_t vu8; typedef __I uint32_t vuc32; /*!< Read Only */ typedef __I uint16_t vuc16; /*!< Read Only */ typedef __I uint8_t vuc8; /*!< Read Only */ typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus; typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState; #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus; /*!< STM32F10x Standard Peripheral Library old definitions (maintained for legacy purpose) */ #define HSEStartUp_TimeOut HSE_STARTUP_TIMEOUT #define HSE_Value HSE_VALUE #define HSI_Value HSI_VALUE /** * @} */ /** @addtogroup Peripheral_registers_structures * @{ */ /** * @brief Analog to Digital Converter */ typedef struct { __IO uint32_t SR; __IO uint32_t CR1; __IO uint32_t CR2; __IO uint32_t SMPR1; __IO uint32_t SMPR2; __IO uint32_t JOFR1; __IO uint32_t JOFR2; __IO uint32_t JOFR3; __IO uint32_t JOFR4; __IO uint32_t HTR; __IO uint32_t LTR; __IO uint32_t SQR1; __IO uint32_t SQR2; __IO uint32_t SQR3; __IO uint32_t JSQR; __IO uint32_t JDR1; __IO uint32_t JDR2; __IO uint32_t JDR3; __IO uint32_t JDR4; __IO uint32_t DR; } ADC_TypeDef; /** * @brief Backup Registers */ typedef struct { uint32_t RESERVED0; __IO uint16_t DR1; uint16_t RESERVED1; __IO uint16_t DR2; uint16_t RESERVED2; __IO uint16_t DR3; uint16_t RESERVED3; __IO uint16_t DR4; uint16_t RESERVED4; __IO uint16_t DR5; uint16_t RESERVED5; __IO uint16_t DR6; uint16_t RESERVED6; __IO uint16_t DR7; uint16_t RESERVED7; __IO uint16_t DR8; uint16_t RESERVED8; __IO uint16_t DR9; uint16_t RESERVED9; __IO uint16_t DR10; uint16_t RESERVED10; __IO uint16_t RTCCR; uint16_t RESERVED11; __IO uint16_t CR; uint16_t RESERVED12; __IO uint16_t CSR; uint16_t RESERVED13[5]; __IO uint16_t DR11; uint16_t RESERVED14; __IO uint16_t DR12; uint16_t RESERVED15; __IO uint16_t DR13; uint16_t RESERVED16; __IO uint16_t DR14; uint16_t RESERVED17; __IO uint16_t DR15; uint16_t RESERVED18; __IO uint16_t DR16; uint16_t RESERVED19; __IO uint16_t DR17; uint16_t RESERVED20; __IO uint16_t DR18; uint16_t RESERVED21; __IO uint16_t DR19; uint16_t RESERVED22; __IO uint16_t DR20; uint16_t RESERVED23; __IO uint16_t DR21; uint16_t RESERVED24; __IO uint16_t DR22; uint16_t RESERVED25; __IO uint16_t DR23; uint16_t RESERVED26; __IO uint16_t DR24; uint16_t RESERVED27; __IO uint16_t DR25; uint16_t RESERVED28; __IO uint16_t DR26; uint16_t RESERVED29; __IO uint16_t DR27; uint16_t RESERVED30; __IO uint16_t DR28; uint16_t RESERVED31; __IO uint16_t DR29; uint16_t RESERVED32; __IO uint16_t DR30; uint16_t RESERVED33; __IO uint16_t DR31; uint16_t RESERVED34; __IO uint16_t DR32; uint16_t RESERVED35; __IO uint16_t DR33; uint16_t RESERVED36; __IO uint16_t DR34; uint16_t RESERVED37; __IO uint16_t DR35; uint16_t RESERVED38; __IO uint16_t DR36; uint16_t RESERVED39; __IO uint16_t DR37; uint16_t RESERVED40; __IO uint16_t DR38; uint16_t RESERVED41; __IO uint16_t DR39; uint16_t RESERVED42; __IO uint16_t DR40; uint16_t RESERVED43; __IO uint16_t DR41; uint16_t RESERVED44; __IO uint16_t DR42; uint16_t RESERVED45; } BKP_TypeDef; /** * @brief Controller Area Network TxMailBox */ typedef struct { __IO uint32_t TIR; __IO uint32_t TDTR; __IO uint32_t TDLR; __IO uint32_t TDHR; } CAN_TxMailBox_TypeDef; /** * @brief Controller Area Network FIFOMailBox */ typedef struct { __IO uint32_t RIR; __IO uint32_t RDTR; __IO uint32_t RDLR; __IO uint32_t RDHR; } CAN_FIFOMailBox_TypeDef; /** * @brief Controller Area Network FilterRegister */ typedef struct { __IO uint32_t FR1; __IO uint32_t FR2; } CAN_FilterRegister_TypeDef; /** * @brief Controller Area Network */ typedef struct { __IO uint32_t MCR; __IO uint32_t MSR; __IO uint32_t TSR; __IO uint32_t RF0R; __IO uint32_t RF1R; __IO uint32_t IER; __IO uint32_t ESR; __IO uint32_t BTR; uint32_t RESERVED0[88]; CAN_TxMailBox_TypeDef sTxMailBox[3]; CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; uint32_t RESERVED1[12]; __IO uint32_t FMR; __IO uint32_t FM1R; uint32_t RESERVED2; __IO uint32_t FS1R; uint32_t RESERVED3; __IO uint32_t FFA1R; uint32_t RESERVED4; __IO uint32_t FA1R; uint32_t RESERVED5[8]; #ifndef STM32F10X_CL CAN_FilterRegister_TypeDef sFilterRegister[14]; #else CAN_FilterRegister_TypeDef sFilterRegister[28]; #endif /* STM32F10X_CL */ } CAN_TypeDef; /** * @brief Consumer Electronics Control (CEC) */ typedef struct { __IO uint32_t CFGR; __IO uint32_t OAR; __IO uint32_t PRES; __IO uint32_t ESR; __IO uint32_t CSR; __IO uint32_t TXD; __IO uint32_t RXD; } CEC_TypeDef; /** * @brief CRC calculation unit */ typedef struct { __IO uint32_t DR; __IO uint8_t IDR; uint8_t RESERVED0; uint16_t RESERVED1; __IO uint32_t CR; } CRC_TypeDef; /** * @brief Digital to Analog Converter */ typedef struct { __IO uint32_t CR; __IO uint32_t SWTRIGR; __IO uint32_t DHR12R1; __IO uint32_t DHR12L1; __IO uint32_t DHR8R1; __IO uint32_t DHR12R2; __IO uint32_t DHR12L2; __IO uint32_t DHR8R2; __IO uint32_t DHR12RD; __IO uint32_t DHR12LD; __IO uint32_t DHR8RD; __IO uint32_t DOR1; __IO uint32_t DOR2; #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) __IO uint32_t SR; #endif } DAC_TypeDef; /** * @brief Debug MCU */ typedef struct { __IO uint32_t IDCODE; __IO uint32_t CR; }DBGMCU_TypeDef; /** * @brief DMA Controller */ typedef struct { __IO uint32_t CCR; __IO uint32_t CNDTR; __IO uint32_t CPAR; __IO uint32_t CMAR; } DMA_Channel_TypeDef; typedef struct { __IO uint32_t ISR; __IO uint32_t IFCR; } DMA_TypeDef; /** * @brief Ethernet MAC */ typedef struct { __IO uint32_t MACCR; __IO uint32_t MACFFR; __IO uint32_t MACHTHR; __IO uint32_t MACHTLR; __IO uint32_t MACMIIAR; __IO uint32_t MACMIIDR; __IO uint32_t MACFCR; __IO uint32_t MACVLANTR; /* 8 */ uint32_t RESERVED0[2]; __IO uint32_t MACRWUFFR; /* 11 */ __IO uint32_t MACPMTCSR; uint32_t RESERVED1[2]; __IO uint32_t MACSR; /* 15 */ __IO uint32_t MACIMR; __IO uint32_t MACA0HR; __IO uint32_t MACA0LR; __IO uint32_t MACA1HR; __IO uint32_t MACA1LR; __IO uint32_t MACA2HR; __IO uint32_t MACA2LR; __IO uint32_t MACA3HR; __IO uint32_t MACA3LR; /* 24 */ uint32_t RESERVED2[40]; __IO uint32_t MMCCR; /* 65 */ __IO uint32_t MMCRIR; __IO uint32_t MMCTIR; __IO uint32_t MMCRIMR; __IO uint32_t MMCTIMR; /* 69 */ uint32_t RESERVED3[14]; __IO uint32_t MMCTGFSCCR; /* 84 */ __IO uint32_t MMCTGFMSCCR; uint32_t RESERVED4[5]; __IO uint32_t MMCTGFCR; uint32_t RESERVED5[10]; __IO uint32_t MMCRFCECR; __IO uint32_t MMCRFAECR; uint32_t RESERVED6[10]; __IO uint32_t MMCRGUFCR; uint32_t RESERVED7[334]; __IO uint32_t PTPTSCR; __IO uint32_t PTPSSIR; __IO uint32_t PTPTSHR; __IO uint32_t PTPTSLR; __IO uint32_t PTPTSHUR; __IO uint32_t PTPTSLUR; __IO uint32_t PTPTSAR; __IO uint32_t PTPTTHR; __IO uint32_t PTPTTLR; uint32_t RESERVED8[567]; __IO uint32_t DMABMR; __IO uint32_t DMATPDR; __IO uint32_t DMARPDR; __IO uint32_t DMARDLAR; __IO uint32_t DMATDLAR; __IO uint32_t DMASR; __IO uint32_t DMAOMR; __IO uint32_t DMAIER; __IO uint32_t DMAMFBOCR; uint32_t RESERVED9[9]; __IO uint32_t DMACHTDR; __IO uint32_t DMACHRDR; __IO uint32_t DMACHTBAR; __IO uint32_t DMACHRBAR; } ETH_TypeDef; /** * @brief External Interrupt/Event Controller */ typedef struct { __IO uint32_t IMR; __IO uint32_t EMR; __IO uint32_t RTSR; __IO uint32_t FTSR; __IO uint32_t SWIER; __IO uint32_t PR; } EXTI_TypeDef; /** * @brief FLASH Registers */ typedef struct { __IO uint32_t ACR; __IO uint32_t KEYR; __IO uint32_t OPTKEYR; __IO uint32_t SR; __IO uint32_t CR; __IO uint32_t AR; __IO uint32_t RESERVED; __IO uint32_t OBR; __IO uint32_t WRPR; #ifdef STM32F10X_XL uint32_t RESERVED1[8]; __IO uint32_t KEYR2; uint32_t RESERVED2; __IO uint32_t SR2; __IO uint32_t CR2; __IO uint32_t AR2; #endif /* STM32F10X_XL */ } FLASH_TypeDef; /** * @brief Option Bytes Registers */ typedef struct { __IO uint16_t RDP; __IO uint16_t USER; __IO uint16_t Data0; __IO uint16_t Data1; __IO uint16_t WRP0; __IO uint16_t WRP1; __IO uint16_t WRP2; __IO uint16_t WRP3; } OB_TypeDef; /** * @brief Flexible Static Memory Controller */ typedef struct { __IO uint32_t BTCR[8]; } FSMC_Bank1_TypeDef; /** * @brief Flexible Static Memory Controller Bank1E */ typedef struct { __IO uint32_t BWTR[7]; } FSMC_Bank1E_TypeDef; /** * @brief Flexible Static Memory Controller Bank2 */ typedef struct { __IO uint32_t PCR2; __IO uint32_t SR2; __IO uint32_t PMEM2; __IO uint32_t PATT2; uint32_t RESERVED0; __IO uint32_t ECCR2; } FSMC_Bank2_TypeDef; /** * @brief Flexible Static Memory Controller Bank3 */ typedef struct { __IO uint32_t PCR3; __IO uint32_t SR3; __IO uint32_t PMEM3; __IO uint32_t PATT3; uint32_t RESERVED0; __IO uint32_t ECCR3; } FSMC_Bank3_TypeDef; /** * @brief Flexible Static Memory Controller Bank4 */ typedef struct { __IO uint32_t PCR4; __IO uint32_t SR4; __IO uint32_t PMEM4; __IO uint32_t PATT4; __IO uint32_t PIO4; } FSMC_Bank4_TypeDef; /** * @brief General Purpose I/O */ typedef struct { __IO uint32_t CRL; __IO uint32_t CRH; __IO uint32_t IDR; __IO uint32_t ODR; __IO uint32_t BSRR; __IO uint32_t BRR; __IO uint32_t LCKR; } GPIO_TypeDef; /** * @brief Alternate Function I/O */ typedef struct { __IO uint32_t EVCR; __IO uint32_t MAPR; __IO uint32_t EXTICR[4]; uint32_t RESERVED0; __IO uint32_t MAPR2; } AFIO_TypeDef; /** * @brief Inter Integrated Circuit Interface */ typedef struct { __IO uint16_t CR1; uint16_t RESERVED0; __IO uint16_t CR2; uint16_t RESERVED1; __IO uint16_t OAR1; uint16_t RESERVED2; __IO uint16_t OAR2; uint16_t RESERVED3; __IO uint16_t DR; uint16_t RESERVED4; __IO uint16_t SR1; uint16_t RESERVED5; __IO uint16_t SR2; uint16_t RESERVED6; __IO uint16_t CCR; uint16_t RESERVED7; __IO uint16_t TRISE; uint16_t RESERVED8; } I2C_TypeDef; /** * @brief Independent WATCHDOG */ typedef struct { __IO uint32_t KR; __IO uint32_t PR; __IO uint32_t RLR; __IO uint32_t SR; } IWDG_TypeDef; /** * @brief Power Control */ typedef struct { __IO uint32_t CR; __IO uint32_t CSR; } PWR_TypeDef; /** * @brief Reset and Clock Control */ typedef struct { __IO uint32_t CR; __IO uint32_t CFGR; __IO uint32_t CIR; __IO uint32_t APB2RSTR; __IO uint32_t APB1RSTR; __IO uint32_t AHBENR; __IO uint32_t APB2ENR; __IO uint32_t APB1ENR; __IO uint32_t BDCR; __IO uint32_t CSR; #ifdef STM32F10X_CL __IO uint32_t AHBRSTR; __IO uint32_t CFGR2; #endif /* STM32F10X_CL */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) uint32_t RESERVED0; __IO uint32_t CFGR2; #endif /* STM32F10X_LD_VL || STM32F10X_MD_VL || STM32F10X_HD_VL */ } RCC_TypeDef; /** * @brief Real-Time Clock */ typedef struct { __IO uint16_t CRH; uint16_t RESERVED0; __IO uint16_t CRL; uint16_t RESERVED1; __IO uint16_t PRLH; uint16_t RESERVED2; __IO uint16_t PRLL; uint16_t RESERVED3; __IO uint16_t DIVH; uint16_t RESERVED4; __IO uint16_t DIVL; uint16_t RESERVED5; __IO uint16_t CNTH; uint16_t RESERVED6; __IO uint16_t CNTL; uint16_t RESERVED7; __IO uint16_t ALRH; uint16_t RESERVED8; __IO uint16_t ALRL; uint16_t RESERVED9; } RTC_TypeDef; /** * @brief SD host Interface */ typedef struct { __IO uint32_t POWER; __IO uint32_t CLKCR; __IO uint32_t ARG; __IO uint32_t CMD; __I uint32_t RESPCMD; __I uint32_t RESP1; __I uint32_t RESP2; __I uint32_t RESP3; __I uint32_t RESP4; __IO uint32_t DTIMER; __IO uint32_t DLEN; __IO uint32_t DCTRL; __I uint32_t DCOUNT; __I uint32_t STA; __IO uint32_t ICR; __IO uint32_t MASK; uint32_t RESERVED0[2]; __I uint32_t FIFOCNT; uint32_t RESERVED1[13]; __IO uint32_t FIFO; } SDIO_TypeDef; /** * @brief Serial Peripheral Interface */ typedef struct { __IO uint16_t CR1; uint16_t RESERVED0; __IO uint16_t CR2; uint16_t RESERVED1; __IO uint16_t SR; uint16_t RESERVED2; __IO uint16_t DR; uint16_t RESERVED3; __IO uint16_t CRCPR; uint16_t RESERVED4; __IO uint16_t RXCRCR; uint16_t RESERVED5; __IO uint16_t TXCRCR; uint16_t RESERVED6; __IO uint16_t I2SCFGR; uint16_t RESERVED7; __IO uint16_t I2SPR; uint16_t RESERVED8; } SPI_TypeDef; /** * @brief TIM */ typedef struct { __IO uint16_t CR1; uint16_t RESERVED0; __IO uint16_t CR2; uint16_t RESERVED1; __IO uint16_t SMCR; uint16_t RESERVED2; __IO uint16_t DIER; uint16_t RESERVED3; __IO uint16_t SR; uint16_t RESERVED4; __IO uint16_t EGR; uint16_t RESERVED5; __IO uint16_t CCMR1; uint16_t RESERVED6; __IO uint16_t CCMR2; uint16_t RESERVED7; __IO uint16_t CCER; uint16_t RESERVED8; __IO uint16_t CNT; uint16_t RESERVED9; __IO uint16_t PSC; uint16_t RESERVED10; __IO uint16_t ARR; uint16_t RESERVED11; __IO uint16_t RCR; uint16_t RESERVED12; __IO uint16_t CCR1; uint16_t RESERVED13; __IO uint16_t CCR2; uint16_t RESERVED14; __IO uint16_t CCR3; uint16_t RESERVED15; __IO uint16_t CCR4; uint16_t RESERVED16; __IO uint16_t BDTR; uint16_t RESERVED17; __IO uint16_t DCR; uint16_t RESERVED18; __IO uint16_t DMAR; uint16_t RESERVED19; } TIM_TypeDef; /** * @brief Universal Synchronous Asynchronous Receiver Transmitter */ typedef struct { __IO uint16_t SR; uint16_t RESERVED0; __IO uint16_t DR; uint16_t RESERVED1; __IO uint16_t BRR; uint16_t RESERVED2; __IO uint16_t CR1; uint16_t RESERVED3; __IO uint16_t CR2; uint16_t RESERVED4; __IO uint16_t CR3; uint16_t RESERVED5; __IO uint16_t GTPR; uint16_t RESERVED6; } USART_TypeDef; /** * @brief Window WATCHDOG */ typedef struct { __IO uint32_t CR; __IO uint32_t CFR; __IO uint32_t SR; } WWDG_TypeDef; /** * @} */ /** @addtogroup Peripheral_memory_map * @{ */ #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */ #define SRAM_BASE ((uint32_t)0x20000000) /*!< SRAM base address in the alias region */ #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */ #define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM base address in the bit-band region */ #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */ #define FSMC_R_BASE ((uint32_t)0xA0000000) /*!< FSMC registers base address */ /*!< Peripheral memory map */ #define APB1PERIPH_BASE PERIPH_BASE #define APB2PERIPH_BASE (PERIPH_BASE + 0x10000) #define AHBPERIPH_BASE (PERIPH_BASE + 0x20000) #define TIM2_BASE (APB1PERIPH_BASE + 0x0000) #define TIM3_BASE (APB1PERIPH_BASE + 0x0400) #define TIM4_BASE (APB1PERIPH_BASE + 0x0800) #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00) #define TIM6_BASE (APB1PERIPH_BASE + 0x1000) #define TIM7_BASE (APB1PERIPH_BASE + 0x1400) #define TIM12_BASE (APB1PERIPH_BASE + 0x1800) #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00) #define TIM14_BASE (APB1PERIPH_BASE + 0x2000) #define RTC_BASE (APB1PERIPH_BASE + 0x2800) #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00) #define IWDG_BASE (APB1PERIPH_BASE + 0x3000) #define SPI2_BASE (APB1PERIPH_BASE + 0x3800) #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00) #define USART2_BASE (APB1PERIPH_BASE + 0x4400) #define USART3_BASE (APB1PERIPH_BASE + 0x4800) #define UART4_BASE (APB1PERIPH_BASE + 0x4C00) #define UART5_BASE (APB1PERIPH_BASE + 0x5000) #define I2C1_BASE (APB1PERIPH_BASE + 0x5400) #define I2C2_BASE (APB1PERIPH_BASE + 0x5800) #define CAN1_BASE (APB1PERIPH_BASE + 0x6400) #define CAN2_BASE (APB1PERIPH_BASE + 0x6800) #define BKP_BASE (APB1PERIPH_BASE + 0x6C00) #define PWR_BASE (APB1PERIPH_BASE + 0x7000) #define DAC_BASE (APB1PERIPH_BASE + 0x7400) #define CEC_BASE (APB1PERIPH_BASE + 0x7800) #define AFIO_BASE (APB2PERIPH_BASE + 0x0000) #define EXTI_BASE (APB2PERIPH_BASE + 0x0400) #define GPIOA_BASE (APB2PERIPH_BASE + 0x0800) #define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00) #define GPIOC_BASE (APB2PERIPH_BASE + 0x1000) #define GPIOD_BASE (APB2PERIPH_BASE + 0x1400) #define GPIOE_BASE (APB2PERIPH_BASE + 0x1800) #define GPIOF_BASE (APB2PERIPH_BASE + 0x1C00) #define GPIOG_BASE (APB2PERIPH_BASE + 0x2000) #define ADC1_BASE (APB2PERIPH_BASE + 0x2400) #define ADC2_BASE (APB2PERIPH_BASE + 0x2800) #define TIM1_BASE (APB2PERIPH_BASE + 0x2C00) #define SPI1_BASE (APB2PERIPH_BASE + 0x3000) #define TIM8_BASE (APB2PERIPH_BASE + 0x3400) #define USART1_BASE (APB2PERIPH_BASE + 0x3800) #define ADC3_BASE (APB2PERIPH_BASE + 0x3C00) #define TIM15_BASE (APB2PERIPH_BASE + 0x4000) #define TIM16_BASE (APB2PERIPH_BASE + 0x4400) #define TIM17_BASE (APB2PERIPH_BASE + 0x4800) #define TIM9_BASE (APB2PERIPH_BASE + 0x4C00) #define TIM10_BASE (APB2PERIPH_BASE + 0x5000) #define TIM11_BASE (APB2PERIPH_BASE + 0x5400) #define SDIO_BASE (PERIPH_BASE + 0x18000) #define DMA1_BASE (AHBPERIPH_BASE + 0x0000) #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) #define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C) #define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030) #define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044) #define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058) #define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C) #define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080) #define DMA2_BASE (AHBPERIPH_BASE + 0x0400) #define DMA2_Channel1_BASE (AHBPERIPH_BASE + 0x0408) #define DMA2_Channel2_BASE (AHBPERIPH_BASE + 0x041C) #define DMA2_Channel3_BASE (AHBPERIPH_BASE + 0x0430) #define DMA2_Channel4_BASE (AHBPERIPH_BASE + 0x0444) #define DMA2_Channel5_BASE (AHBPERIPH_BASE + 0x0458) #define RCC_BASE (AHBPERIPH_BASE + 0x1000) #define CRC_BASE (AHBPERIPH_BASE + 0x3000) #define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) /*!< Flash registers base address */ #define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */ #define ETH_BASE (AHBPERIPH_BASE + 0x8000) #define ETH_MAC_BASE (ETH_BASE) #define ETH_MMC_BASE (ETH_BASE + 0x0100) #define ETH_PTP_BASE (ETH_BASE + 0x0700) #define ETH_DMA_BASE (ETH_BASE + 0x1000) #define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000) /*!< FSMC Bank1 registers base address */ #define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104) /*!< FSMC Bank1E registers base address */ #define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060) /*!< FSMC Bank2 registers base address */ #define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080) /*!< FSMC Bank3 registers base address */ #define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0) /*!< FSMC Bank4 registers base address */ #define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */ /** * @} */ /** @addtogroup Peripheral_declaration * @{ */ #define TIM2 ((TIM_TypeDef *) TIM2_BASE) #define TIM3 ((TIM_TypeDef *) TIM3_BASE) #define TIM4 ((TIM_TypeDef *) TIM4_BASE) #define TIM5 ((TIM_TypeDef *) TIM5_BASE) #define TIM6 ((TIM_TypeDef *) TIM6_BASE) #define TIM7 ((TIM_TypeDef *) TIM7_BASE) #define TIM12 ((TIM_TypeDef *) TIM12_BASE) #define TIM13 ((TIM_TypeDef *) TIM13_BASE) #define TIM14 ((TIM_TypeDef *) TIM14_BASE) #define RTC ((RTC_TypeDef *) RTC_BASE) #define WWDG ((WWDG_TypeDef *) WWDG_BASE) #define IWDG ((IWDG_TypeDef *) IWDG_BASE) #define SPI2 ((SPI_TypeDef *) SPI2_BASE) #define SPI3 ((SPI_TypeDef *) SPI3_BASE) #define USART2 ((USART_TypeDef *) USART2_BASE) #define USART3 ((USART_TypeDef *) USART3_BASE) #define UART4 ((USART_TypeDef *) UART4_BASE) #define UART5 ((USART_TypeDef *) UART5_BASE) #define I2C1 ((I2C_TypeDef *) I2C1_BASE) #define I2C2 ((I2C_TypeDef *) I2C2_BASE) #define CAN1 ((CAN_TypeDef *) CAN1_BASE) #define CAN2 ((CAN_TypeDef *) CAN2_BASE) #define BKP ((BKP_TypeDef *) BKP_BASE) #define PWR ((PWR_TypeDef *) PWR_BASE) #define DAC ((DAC_TypeDef *) DAC_BASE) #define CEC ((CEC_TypeDef *) CEC_BASE) #define AFIO ((AFIO_TypeDef *) AFIO_BASE) #define EXTI ((EXTI_TypeDef *) EXTI_BASE) #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE) #define ADC1 ((ADC_TypeDef *) ADC1_BASE) #define ADC2 ((ADC_TypeDef *) ADC2_BASE) #define TIM1 ((TIM_TypeDef *) TIM1_BASE) #define SPI1 ((SPI_TypeDef *) SPI1_BASE) #define TIM8 ((TIM_TypeDef *) TIM8_BASE) #define USART1 ((USART_TypeDef *) USART1_BASE) #define ADC3 ((ADC_TypeDef *) ADC3_BASE) #define TIM15 ((TIM_TypeDef *) TIM15_BASE) #define TIM16 ((TIM_TypeDef *) TIM16_BASE) #define TIM17 ((TIM_TypeDef *) TIM17_BASE) #define TIM9 ((TIM_TypeDef *) TIM9_BASE) #define TIM10 ((TIM_TypeDef *) TIM10_BASE) #define TIM11 ((TIM_TypeDef *) TIM11_BASE) #define SDIO ((SDIO_TypeDef *) SDIO_BASE) #define DMA1 ((DMA_TypeDef *) DMA1_BASE) #define DMA2 ((DMA_TypeDef *) DMA2_BASE) #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) #define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE) #define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE) #define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE) #define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE) #define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE) #define RCC ((RCC_TypeDef *) RCC_BASE) #define CRC ((CRC_TypeDef *) CRC_BASE) #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) #define OB ((OB_TypeDef *) OB_BASE) #define ETH ((ETH_TypeDef *) ETH_BASE) #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE) #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE) #define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE) #define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE) #define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE) #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) /** * @} */ /** @addtogroup Exported_constants * @{ */ /** @addtogroup Peripheral_Registers_Bits_Definition * @{ */ /******************************************************************************/ /* Peripheral Registers_Bits_Definition */ /******************************************************************************/ /******************************************************************************/ /* */ /* CRC calculation unit */ /* */ /******************************************************************************/ /******************* Bit definition for CRC_DR register *********************/ #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */ /******************* Bit definition for CRC_IDR register ********************/ #define CRC_IDR_IDR ((uint8_t)0xFF) /*!< General-purpose 8-bit data register bits */ /******************** Bit definition for CRC_CR register ********************/ #define CRC_CR_RESET ((uint8_t)0x01) /*!< RESET bit */ /******************************************************************************/ /* */ /* Power Control */ /* */ /******************************************************************************/ /******************** Bit definition for PWR_CR register ********************/ #define PWR_CR_LPDS ((uint16_t)0x0001) /*!< Low-Power Deepsleep */ #define PWR_CR_PDDS ((uint16_t)0x0002) /*!< Power Down Deepsleep */ #define PWR_CR_CWUF ((uint16_t)0x0004) /*!< Clear Wakeup Flag */ #define PWR_CR_CSBF ((uint16_t)0x0008) /*!< Clear Standby Flag */ #define PWR_CR_PVDE ((uint16_t)0x0010) /*!< Power Voltage Detector Enable */ #define PWR_CR_PLS ((uint16_t)0x00E0) /*!< PLS[2:0] bits (PVD Level Selection) */ #define PWR_CR_PLS_0 ((uint16_t)0x0020) /*!< Bit 0 */ #define PWR_CR_PLS_1 ((uint16_t)0x0040) /*!< Bit 1 */ #define PWR_CR_PLS_2 ((uint16_t)0x0080) /*!< Bit 2 */ /*!< PVD level configuration */ #define PWR_CR_PLS_2V2 ((uint16_t)0x0000) /*!< PVD level 2.2V */ #define PWR_CR_PLS_2V3 ((uint16_t)0x0020) /*!< PVD level 2.3V */ #define PWR_CR_PLS_2V4 ((uint16_t)0x0040) /*!< PVD level 2.4V */ #define PWR_CR_PLS_2V5 ((uint16_t)0x0060) /*!< PVD level 2.5V */ #define PWR_CR_PLS_2V6 ((uint16_t)0x0080) /*!< PVD level 2.6V */ #define PWR_CR_PLS_2V7 ((uint16_t)0x00A0) /*!< PVD level 2.7V */ #define PWR_CR_PLS_2V8 ((uint16_t)0x00C0) /*!< PVD level 2.8V */ #define PWR_CR_PLS_2V9 ((uint16_t)0x00E0) /*!< PVD level 2.9V */ #define PWR_CR_DBP ((uint16_t)0x0100) /*!< Disable Backup Domain write protection */ /******************* Bit definition for PWR_CSR register ********************/ #define PWR_CSR_WUF ((uint16_t)0x0001) /*!< Wakeup Flag */ #define PWR_CSR_SBF ((uint16_t)0x0002) /*!< Standby Flag */ #define PWR_CSR_PVDO ((uint16_t)0x0004) /*!< PVD Output */ #define PWR_CSR_EWUP ((uint16_t)0x0100) /*!< Enable WKUP pin */ /******************************************************************************/ /* */ /* Backup registers */ /* */ /******************************************************************************/ /******************* Bit definition for BKP_DR1 register ********************/ #define BKP_DR1_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR2 register ********************/ #define BKP_DR2_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR3 register ********************/ #define BKP_DR3_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR4 register ********************/ #define BKP_DR4_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR5 register ********************/ #define BKP_DR5_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR6 register ********************/ #define BKP_DR6_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR7 register ********************/ #define BKP_DR7_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR8 register ********************/ #define BKP_DR8_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR9 register ********************/ #define BKP_DR9_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR10 register *******************/ #define BKP_DR10_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR11 register *******************/ #define BKP_DR11_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR12 register *******************/ #define BKP_DR12_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR13 register *******************/ #define BKP_DR13_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR14 register *******************/ #define BKP_DR14_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR15 register *******************/ #define BKP_DR15_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR16 register *******************/ #define BKP_DR16_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR17 register *******************/ #define BKP_DR17_D ((uint16_t)0xFFFF) /*!< Backup data */ /****************** Bit definition for BKP_DR18 register ********************/ #define BKP_DR18_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR19 register *******************/ #define BKP_DR19_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR20 register *******************/ #define BKP_DR20_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR21 register *******************/ #define BKP_DR21_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR22 register *******************/ #define BKP_DR22_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR23 register *******************/ #define BKP_DR23_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR24 register *******************/ #define BKP_DR24_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR25 register *******************/ #define BKP_DR25_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR26 register *******************/ #define BKP_DR26_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR27 register *******************/ #define BKP_DR27_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR28 register *******************/ #define BKP_DR28_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR29 register *******************/ #define BKP_DR29_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR30 register *******************/ #define BKP_DR30_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR31 register *******************/ #define BKP_DR31_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR32 register *******************/ #define BKP_DR32_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR33 register *******************/ #define BKP_DR33_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR34 register *******************/ #define BKP_DR34_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR35 register *******************/ #define BKP_DR35_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR36 register *******************/ #define BKP_DR36_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR37 register *******************/ #define BKP_DR37_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR38 register *******************/ #define BKP_DR38_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR39 register *******************/ #define BKP_DR39_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR40 register *******************/ #define BKP_DR40_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR41 register *******************/ #define BKP_DR41_D ((uint16_t)0xFFFF) /*!< Backup data */ /******************* Bit definition for BKP_DR42 register *******************/ #define BKP_DR42_D ((uint16_t)0xFFFF) /*!< Backup data */ /****************** Bit definition for BKP_RTCCR register *******************/ #define BKP_RTCCR_CAL ((uint16_t)0x007F) /*!< Calibration value */ #define BKP_RTCCR_CCO ((uint16_t)0x0080) /*!< Calibration Clock Output */ #define BKP_RTCCR_ASOE ((uint16_t)0x0100) /*!< Alarm or Second Output Enable */ #define BKP_RTCCR_ASOS ((uint16_t)0x0200) /*!< Alarm or Second Output Selection */ /******************** Bit definition for BKP_CR register ********************/ #define BKP_CR_TPE ((uint8_t)0x01) /*!< TAMPER pin enable */ #define BKP_CR_TPAL ((uint8_t)0x02) /*!< TAMPER pin active level */ /******************* Bit definition for BKP_CSR register ********************/ #define BKP_CSR_CTE ((uint16_t)0x0001) /*!< Clear Tamper event */ #define BKP_CSR_CTI ((uint16_t)0x0002) /*!< Clear Tamper Interrupt */ #define BKP_CSR_TPIE ((uint16_t)0x0004) /*!< TAMPER Pin interrupt enable */ #define BKP_CSR_TEF ((uint16_t)0x0100) /*!< Tamper Event Flag */ #define BKP_CSR_TIF ((uint16_t)0x0200) /*!< Tamper Interrupt Flag */ /******************************************************************************/ /* */ /* Reset and Clock Control */ /* */ /******************************************************************************/ /******************** Bit definition for RCC_CR register ********************/ #define RCC_CR_HSION ((uint32_t)0x00000001) /*!< Internal High Speed clock enable */ #define RCC_CR_HSIRDY ((uint32_t)0x00000002) /*!< Internal High Speed clock ready flag */ #define RCC_CR_HSITRIM ((uint32_t)0x000000F8) /*!< Internal High Speed clock trimming */ #define RCC_CR_HSICAL ((uint32_t)0x0000FF00) /*!< Internal High Speed clock Calibration */ #define RCC_CR_HSEON ((uint32_t)0x00010000) /*!< External High Speed clock enable */ #define RCC_CR_HSERDY ((uint32_t)0x00020000) /*!< External High Speed clock ready flag */ #define RCC_CR_HSEBYP ((uint32_t)0x00040000) /*!< External High Speed clock Bypass */ #define RCC_CR_CSSON ((uint32_t)0x00080000) /*!< Clock Security System enable */ #define RCC_CR_PLLON ((uint32_t)0x01000000) /*!< PLL enable */ #define RCC_CR_PLLRDY ((uint32_t)0x02000000) /*!< PLL clock ready flag */ #ifdef STM32F10X_CL #define RCC_CR_PLL2ON ((uint32_t)0x04000000) /*!< PLL2 enable */ #define RCC_CR_PLL2RDY ((uint32_t)0x08000000) /*!< PLL2 clock ready flag */ #define RCC_CR_PLL3ON ((uint32_t)0x10000000) /*!< PLL3 enable */ #define RCC_CR_PLL3RDY ((uint32_t)0x20000000) /*!< PLL3 clock ready flag */ #endif /* STM32F10X_CL */ /******************* Bit definition for RCC_CFGR register *******************/ /*!< SW configuration */ #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */ #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */ #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */ #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */ /*!< SWS configuration */ #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */ #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */ #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */ #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */ /*!< HPRE configuration */ #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */ #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */ #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */ #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */ #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */ #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */ #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */ #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */ #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */ #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */ /*!< PPRE1 configuration */ #define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!< PRE1[2:0] bits (APB1 prescaler) */ #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */ #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */ #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */ #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */ #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */ /*!< PPRE2 configuration */ #define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!< PRE2[2:0] bits (APB2 prescaler) */ #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!< Bit 0 */ #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!< Bit 1 */ #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!< Bit 2 */ #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */ #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */ #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */ #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */ #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */ /*!< ADCPPRE configuration */ #define RCC_CFGR_ADCPRE ((uint32_t)0x0000C000) /*!< ADCPRE[1:0] bits (ADC prescaler) */ #define RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000) /*!< Bit 0 */ #define RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000) /*!< Bit 1 */ #define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) /*!< PCLK2 divided by 2 */ #define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) /*!< PCLK2 divided by 4 */ #define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) /*!< PCLK2 divided by 6 */ #define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) /*!< PCLK2 divided by 8 */ #define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!< PLL entry clock source */ #define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!< HSE divider for PLL entry */ /*!< PLLMUL configuration */ #define RCC_CFGR_PLLMULL ((uint32_t)0x003C0000) /*!< PLLMUL[3:0] bits (PLL multiplication factor) */ #define RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000) /*!< Bit 0 */ #define RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000) /*!< Bit 1 */ #define RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000) /*!< Bit 2 */ #define RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000) /*!< Bit 3 */ #ifdef STM32F10X_CL #define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */ #define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!< PREDIV1 clock selected as PLL entry clock source */ #define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!< PREDIV1 clock not divided for PLL entry */ #define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!< PREDIV1 clock divided by 2 for PLL entry */ #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock * 4 */ #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock * 5 */ #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock * 6 */ #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock * 7 */ #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock * 8 */ #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock * 9 */ #define RCC_CFGR_PLLMULL6_5 ((uint32_t)0x00340000) /*!< PLL input clock * 6.5 */ #define RCC_CFGR_OTGFSPRE ((uint32_t)0x00400000) /*!< USB OTG FS prescaler */ /*!< MCO configuration */ #define RCC_CFGR_MCO ((uint32_t)0x0F000000) /*!< MCO[3:0] bits (Microcontroller Clock Output) */ #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define RCC_CFGR_MCO_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */ #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */ #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */ #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */ #define RCC_CFGR_MCO_PLLCLK_Div2 ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */ #define RCC_CFGR_MCO_PLL2CLK ((uint32_t)0x08000000) /*!< PLL2 clock selected as MCO source*/ #define RCC_CFGR_MCO_PLL3CLK_Div2 ((uint32_t)0x09000000) /*!< PLL3 clock divided by 2 selected as MCO source*/ #define RCC_CFGR_MCO_Ext_HSE ((uint32_t)0x0A000000) /*!< XT1 external 3-25 MHz oscillator clock selected as MCO source */ #define RCC_CFGR_MCO_PLL3CLK ((uint32_t)0x0B000000) /*!< PLL3 clock selected as MCO source */ #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */ #define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!< PREDIV1 clock selected as PLL entry clock source */ #define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!< PREDIV1 clock not divided for PLL entry */ #define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!< PREDIV1 clock divided by 2 for PLL entry */ #define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */ #define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */ #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */ #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */ #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */ #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */ #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */ #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */ #define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */ #define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */ #define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */ #define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */ #define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */ #define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */ #define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */ /*!< MCO configuration */ #define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */ #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */ #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */ #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */ #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */ #define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */ #else #define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */ #define RCC_CFGR_PLLSRC_HSE ((uint32_t)0x00010000) /*!< HSE clock selected as PLL entry clock source */ #define RCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000) /*!< HSE clock not divided for PLL entry */ #define RCC_CFGR_PLLXTPRE_HSE_Div2 ((uint32_t)0x00020000) /*!< HSE clock divided by 2 for PLL entry */ #define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */ #define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */ #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */ #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */ #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */ #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */ #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */ #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */ #define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */ #define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */ #define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */ #define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */ #define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */ #define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */ #define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */ #define RCC_CFGR_USBPRE ((uint32_t)0x00400000) /*!< USB Device prescaler */ /*!< MCO configuration */ #define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */ #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */ #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */ #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */ #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */ #define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */ #endif /* STM32F10X_CL */ /*!<****************** Bit definition for RCC_CIR register ********************/ #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!< LSI Ready Interrupt flag */ #define RCC_CIR_LSERDYF ((uint32_t)0x00000002) /*!< LSE Ready Interrupt flag */ #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!< HSI Ready Interrupt flag */ #define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!< HSE Ready Interrupt flag */ #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!< PLL Ready Interrupt flag */ #define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!< Clock Security System Interrupt flag */ #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!< LSI Ready Interrupt Enable */ #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200) /*!< LSE Ready Interrupt Enable */ #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!< HSI Ready Interrupt Enable */ #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!< HSE Ready Interrupt Enable */ #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!< PLL Ready Interrupt Enable */ #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!< LSI Ready Interrupt Clear */ #define RCC_CIR_LSERDYC ((uint32_t)0x00020000) /*!< LSE Ready Interrupt Clear */ #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!< HSI Ready Interrupt Clear */ #define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!< HSE Ready Interrupt Clear */ #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!< PLL Ready Interrupt Clear */ #define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!< Clock Security System Interrupt Clear */ #ifdef STM32F10X_CL #define RCC_CIR_PLL2RDYF ((uint32_t)0x00000020) /*!< PLL2 Ready Interrupt flag */ #define RCC_CIR_PLL3RDYF ((uint32_t)0x00000040) /*!< PLL3 Ready Interrupt flag */ #define RCC_CIR_PLL2RDYIE ((uint32_t)0x00002000) /*!< PLL2 Ready Interrupt Enable */ #define RCC_CIR_PLL3RDYIE ((uint32_t)0x00004000) /*!< PLL3 Ready Interrupt Enable */ #define RCC_CIR_PLL2RDYC ((uint32_t)0x00200000) /*!< PLL2 Ready Interrupt Clear */ #define RCC_CIR_PLL3RDYC ((uint32_t)0x00400000) /*!< PLL3 Ready Interrupt Clear */ #endif /* STM32F10X_CL */ /***************** Bit definition for RCC_APB2RSTR register *****************/ #define RCC_APB2RSTR_AFIORST ((uint32_t)0x00000001) /*!< Alternate Function I/O reset */ #define RCC_APB2RSTR_IOPARST ((uint32_t)0x00000004) /*!< I/O port A reset */ #define RCC_APB2RSTR_IOPBRST ((uint32_t)0x00000008) /*!< I/O port B reset */ #define RCC_APB2RSTR_IOPCRST ((uint32_t)0x00000010) /*!< I/O port C reset */ #define RCC_APB2RSTR_IOPDRST ((uint32_t)0x00000020) /*!< I/O port D reset */ #define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) /*!< ADC 1 interface reset */ #if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL) #define RCC_APB2RSTR_ADC2RST ((uint32_t)0x00000400) /*!< ADC 2 interface reset */ #endif #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) /*!< TIM1 Timer reset */ #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!< SPI 1 reset */ #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) /*!< USART1 reset */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_APB2RSTR_TIM15RST ((uint32_t)0x00010000) /*!< TIM15 Timer reset */ #define RCC_APB2RSTR_TIM16RST ((uint32_t)0x00020000) /*!< TIM16 Timer reset */ #define RCC_APB2RSTR_TIM17RST ((uint32_t)0x00040000) /*!< TIM17 Timer reset */ #endif #if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) #define RCC_APB2RSTR_IOPERST ((uint32_t)0x00000040) /*!< I/O port E reset */ #endif /* STM32F10X_LD && STM32F10X_LD_VL */ #if defined (STM32F10X_HD) || defined (STM32F10X_XL) #define RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) /*!< I/O port F reset */ #define RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) /*!< I/O port G reset */ #define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00002000) /*!< TIM8 Timer reset */ #define RCC_APB2RSTR_ADC3RST ((uint32_t)0x00008000) /*!< ADC3 interface reset */ #endif #if defined (STM32F10X_HD_VL) #define RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) /*!< I/O port F reset */ #define RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) /*!< I/O port G reset */ #endif #ifdef STM32F10X_XL #define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00080000) /*!< TIM9 Timer reset */ #define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00100000) /*!< TIM10 Timer reset */ #define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00200000) /*!< TIM11 Timer reset */ #endif /* STM32F10X_XL */ /***************** Bit definition for RCC_APB1RSTR register *****************/ #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!< Timer 2 reset */ #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!< Timer 3 reset */ #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!< Window Watchdog reset */ #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) /*!< USART 2 reset */ #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!< I2C 1 reset */ #if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL) #define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000) /*!< CAN1 reset */ #endif #define RCC_APB1RSTR_BKPRST ((uint32_t)0x08000000) /*!< Backup interface reset */ #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!< Power interface reset */ #if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) #define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004) /*!< Timer 4 reset */ #define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000) /*!< SPI 2 reset */ #define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000) /*!< USART 3 reset */ #define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000) /*!< I2C 2 reset */ #endif /* STM32F10X_LD && STM32F10X_LD_VL */ #if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) || defined (STM32F10X_XL) #define RCC_APB1RSTR_USBRST ((uint32_t)0x00800000) /*!< USB Device reset */ #endif #if defined (STM32F10X_HD) || defined (STM32F10X_CL) || defined (STM32F10X_XL) #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!< Timer 5 reset */ #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!< Timer 6 reset */ #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!< Timer 7 reset */ #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!< SPI 3 reset */ #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) /*!< UART 4 reset */ #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) /*!< UART 5 reset */ #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000) /*!< DAC interface reset */ #endif #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!< Timer 6 reset */ #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!< Timer 7 reset */ #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000) /*!< DAC interface reset */ #define RCC_APB1RSTR_CECRST ((uint32_t)0x40000000) /*!< CEC interface reset */ #endif #if defined (STM32F10X_HD_VL) #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!< Timer 5 reset */ #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!< TIM12 Timer reset */ #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!< TIM13 Timer reset */ #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!< TIM14 Timer reset */ #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!< SPI 3 reset */ #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) /*!< UART 4 reset */ #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) /*!< UART 5 reset */ #endif #ifdef STM32F10X_CL #define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000) /*!< CAN2 reset */ #endif /* STM32F10X_CL */ #ifdef STM32F10X_XL #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!< TIM12 Timer reset */ #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!< TIM13 Timer reset */ #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!< TIM14 Timer reset */ #endif /* STM32F10X_XL */ /****************** Bit definition for RCC_AHBENR register ******************/ #define RCC_AHBENR_DMA1EN ((uint16_t)0x0001) /*!< DMA1 clock enable */ #define RCC_AHBENR_SRAMEN ((uint16_t)0x0004) /*!< SRAM interface clock enable */ #define RCC_AHBENR_FLITFEN ((uint16_t)0x0010) /*!< FLITF clock enable */ #define RCC_AHBENR_CRCEN ((uint16_t)0x0040) /*!< CRC clock enable */ #if defined (STM32F10X_HD) || defined (STM32F10X_CL) || defined (STM32F10X_HD_VL) #define RCC_AHBENR_DMA2EN ((uint16_t)0x0002) /*!< DMA2 clock enable */ #endif #if defined (STM32F10X_HD) || defined (STM32F10X_XL) #define RCC_AHBENR_FSMCEN ((uint16_t)0x0100) /*!< FSMC clock enable */ #define RCC_AHBENR_SDIOEN ((uint16_t)0x0400) /*!< SDIO clock enable */ #endif #if defined (STM32F10X_HD_VL) #define RCC_AHBENR_FSMCEN ((uint16_t)0x0100) /*!< FSMC clock enable */ #endif #ifdef STM32F10X_CL #define RCC_AHBENR_OTGFSEN ((uint32_t)0x00001000) /*!< USB OTG FS clock enable */ #define RCC_AHBENR_ETHMACEN ((uint32_t)0x00004000) /*!< ETHERNET MAC clock enable */ #define RCC_AHBENR_ETHMACTXEN ((uint32_t)0x00008000) /*!< ETHERNET MAC Tx clock enable */ #define RCC_AHBENR_ETHMACRXEN ((uint32_t)0x00010000) /*!< ETHERNET MAC Rx clock enable */ #endif /* STM32F10X_CL */ /****************** Bit definition for RCC_APB2ENR register *****************/ #define RCC_APB2ENR_AFIOEN ((uint32_t)0x00000001) /*!< Alternate Function I/O clock enable */ #define RCC_APB2ENR_IOPAEN ((uint32_t)0x00000004) /*!< I/O port A clock enable */ #define RCC_APB2ENR_IOPBEN ((uint32_t)0x00000008) /*!< I/O port B clock enable */ #define RCC_APB2ENR_IOPCEN ((uint32_t)0x00000010) /*!< I/O port C clock enable */ #define RCC_APB2ENR_IOPDEN ((uint32_t)0x00000020) /*!< I/O port D clock enable */ #define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) /*!< ADC 1 interface clock enable */ #if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL) #define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000400) /*!< ADC 2 interface clock enable */ #endif #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) /*!< TIM1 Timer clock enable */ #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!< SPI 1 clock enable */ #define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) /*!< USART1 clock enable */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_APB2ENR_TIM15EN ((uint32_t)0x00010000) /*!< TIM15 Timer clock enable */ #define RCC_APB2ENR_TIM16EN ((uint32_t)0x00020000) /*!< TIM16 Timer clock enable */ #define RCC_APB2ENR_TIM17EN ((uint32_t)0x00040000) /*!< TIM17 Timer clock enable */ #endif #if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) #define RCC_APB2ENR_IOPEEN ((uint32_t)0x00000040) /*!< I/O port E clock enable */ #endif /* STM32F10X_LD && STM32F10X_LD_VL */ #if defined (STM32F10X_HD) || defined (STM32F10X_XL) #define RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) /*!< I/O port F clock enable */ #define RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) /*!< I/O port G clock enable */ #define RCC_APB2ENR_TIM8EN ((uint32_t)0x00002000) /*!< TIM8 Timer clock enable */ #define RCC_APB2ENR_ADC3EN ((uint32_t)0x00008000) /*!< DMA1 clock enable */ #endif #if defined (STM32F10X_HD_VL) #define RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) /*!< I/O port F clock enable */ #define RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) /*!< I/O port G clock enable */ #endif #ifdef STM32F10X_XL #define RCC_APB2ENR_TIM9EN ((uint32_t)0x00080000) /*!< TIM9 Timer clock enable */ #define RCC_APB2ENR_TIM10EN ((uint32_t)0x00100000) /*!< TIM10 Timer clock enable */ #define RCC_APB2ENR_TIM11EN ((uint32_t)0x00200000) /*!< TIM11 Timer clock enable */ #endif /***************** Bit definition for RCC_APB1ENR register ******************/ #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!< Timer 2 clock enabled*/ #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!< Timer 3 clock enable */ #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!< Window Watchdog clock enable */ #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) /*!< USART 2 clock enable */ #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!< I2C 1 clock enable */ #if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL) #define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000) /*!< CAN1 clock enable */ #endif #define RCC_APB1ENR_BKPEN ((uint32_t)0x08000000) /*!< Backup interface clock enable */ #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!< Power interface clock enable */ #if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) #define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004) /*!< Timer 4 clock enable */ #define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000) /*!< SPI 2 clock enable */ #define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000) /*!< USART 3 clock enable */ #define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000) /*!< I2C 2 clock enable */ #endif /* STM32F10X_LD && STM32F10X_LD_VL */ #if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) #define RCC_APB1ENR_USBEN ((uint32_t)0x00800000) /*!< USB Device clock enable */ #endif #if defined (STM32F10X_HD) || defined (STM32F10X_CL) #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!< Timer 5 clock enable */ #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!< Timer 6 clock enable */ #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!< Timer 7 clock enable */ #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!< SPI 3 clock enable */ #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000) /*!< UART 4 clock enable */ #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000) /*!< UART 5 clock enable */ #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000) /*!< DAC interface clock enable */ #endif #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!< Timer 6 clock enable */ #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!< Timer 7 clock enable */ #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000) /*!< DAC interface clock enable */ #define RCC_APB1ENR_CECEN ((uint32_t)0x40000000) /*!< CEC interface clock enable */ #endif #ifdef STM32F10X_HD_VL #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!< Timer 5 clock enable */ #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!< TIM12 Timer clock enable */ #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!< TIM13 Timer clock enable */ #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!< TIM14 Timer clock enable */ #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!< SPI 3 clock enable */ #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000) /*!< UART 4 clock enable */ #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000) /*!< UART 5 clock enable */ #endif /* STM32F10X_HD_VL */ #ifdef STM32F10X_CL #define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000) /*!< CAN2 clock enable */ #endif /* STM32F10X_CL */ #ifdef STM32F10X_XL #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!< TIM12 Timer clock enable */ #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!< TIM13 Timer clock enable */ #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!< TIM14 Timer clock enable */ #endif /* STM32F10X_XL */ /******************* Bit definition for RCC_BDCR register *******************/ #define RCC_BDCR_LSEON ((uint32_t)0x00000001) /*!< External Low Speed oscillator enable */ #define RCC_BDCR_LSERDY ((uint32_t)0x00000002) /*!< External Low Speed oscillator Ready */ #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004) /*!< External Low Speed oscillator Bypass */ #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300) /*!< RTCSEL[1:0] bits (RTC clock source selection) */ #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) /*!< Bit 1 */ /*!< RTC congiguration */ #define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */ #define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!< LSE oscillator clock used as RTC clock */ #define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!< LSI oscillator clock used as RTC clock */ #define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!< HSE oscillator clock divided by 128 used as RTC clock */ #define RCC_BDCR_RTCEN ((uint32_t)0x00008000) /*!< RTC clock enable */ #define RCC_BDCR_BDRST ((uint32_t)0x00010000) /*!< Backup domain software reset */ /******************* Bit definition for RCC_CSR register ********************/ #define RCC_CSR_LSION ((uint32_t)0x00000001) /*!< Internal Low Speed oscillator enable */ #define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!< Internal Low Speed oscillator Ready */ #define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!< Remove reset flag */ #define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!< PIN reset flag */ #define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!< POR/PDR reset flag */ #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!< Software Reset flag */ #define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!< Independent Watchdog reset flag */ #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!< Window watchdog reset flag */ #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!< Low-Power reset flag */ #ifdef STM32F10X_CL /******************* Bit definition for RCC_AHBRSTR register ****************/ #define RCC_AHBRSTR_OTGFSRST ((uint32_t)0x00001000) /*!< USB OTG FS reset */ #define RCC_AHBRSTR_ETHMACRST ((uint32_t)0x00004000) /*!< ETHERNET MAC reset */ /******************* Bit definition for RCC_CFGR2 register ******************/ /*!< PREDIV1 configuration */ #define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!< PREDIV1[3:0] bits */ #define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!< PREDIV1 input clock not divided */ #define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!< PREDIV1 input clock divided by 2 */ #define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!< PREDIV1 input clock divided by 3 */ #define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!< PREDIV1 input clock divided by 4 */ #define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!< PREDIV1 input clock divided by 5 */ #define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!< PREDIV1 input clock divided by 6 */ #define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!< PREDIV1 input clock divided by 7 */ #define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!< PREDIV1 input clock divided by 8 */ #define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!< PREDIV1 input clock divided by 9 */ #define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!< PREDIV1 input clock divided by 10 */ #define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!< PREDIV1 input clock divided by 11 */ #define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!< PREDIV1 input clock divided by 12 */ #define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!< PREDIV1 input clock divided by 13 */ #define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!< PREDIV1 input clock divided by 14 */ #define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!< PREDIV1 input clock divided by 15 */ #define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!< PREDIV1 input clock divided by 16 */ /*!< PREDIV2 configuration */ #define RCC_CFGR2_PREDIV2 ((uint32_t)0x000000F0) /*!< PREDIV2[3:0] bits */ #define RCC_CFGR2_PREDIV2_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define RCC_CFGR2_PREDIV2_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define RCC_CFGR2_PREDIV2_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define RCC_CFGR2_PREDIV2_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define RCC_CFGR2_PREDIV2_DIV1 ((uint32_t)0x00000000) /*!< PREDIV2 input clock not divided */ #define RCC_CFGR2_PREDIV2_DIV2 ((uint32_t)0x00000010) /*!< PREDIV2 input clock divided by 2 */ #define RCC_CFGR2_PREDIV2_DIV3 ((uint32_t)0x00000020) /*!< PREDIV2 input clock divided by 3 */ #define RCC_CFGR2_PREDIV2_DIV4 ((uint32_t)0x00000030) /*!< PREDIV2 input clock divided by 4 */ #define RCC_CFGR2_PREDIV2_DIV5 ((uint32_t)0x00000040) /*!< PREDIV2 input clock divided by 5 */ #define RCC_CFGR2_PREDIV2_DIV6 ((uint32_t)0x00000050) /*!< PREDIV2 input clock divided by 6 */ #define RCC_CFGR2_PREDIV2_DIV7 ((uint32_t)0x00000060) /*!< PREDIV2 input clock divided by 7 */ #define RCC_CFGR2_PREDIV2_DIV8 ((uint32_t)0x00000070) /*!< PREDIV2 input clock divided by 8 */ #define RCC_CFGR2_PREDIV2_DIV9 ((uint32_t)0x00000080) /*!< PREDIV2 input clock divided by 9 */ #define RCC_CFGR2_PREDIV2_DIV10 ((uint32_t)0x00000090) /*!< PREDIV2 input clock divided by 10 */ #define RCC_CFGR2_PREDIV2_DIV11 ((uint32_t)0x000000A0) /*!< PREDIV2 input clock divided by 11 */ #define RCC_CFGR2_PREDIV2_DIV12 ((uint32_t)0x000000B0) /*!< PREDIV2 input clock divided by 12 */ #define RCC_CFGR2_PREDIV2_DIV13 ((uint32_t)0x000000C0) /*!< PREDIV2 input clock divided by 13 */ #define RCC_CFGR2_PREDIV2_DIV14 ((uint32_t)0x000000D0) /*!< PREDIV2 input clock divided by 14 */ #define RCC_CFGR2_PREDIV2_DIV15 ((uint32_t)0x000000E0) /*!< PREDIV2 input clock divided by 15 */ #define RCC_CFGR2_PREDIV2_DIV16 ((uint32_t)0x000000F0) /*!< PREDIV2 input clock divided by 16 */ /*!< PLL2MUL configuration */ #define RCC_CFGR2_PLL2MUL ((uint32_t)0x00000F00) /*!< PLL2MUL[3:0] bits */ #define RCC_CFGR2_PLL2MUL_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define RCC_CFGR2_PLL2MUL_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define RCC_CFGR2_PLL2MUL_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define RCC_CFGR2_PLL2MUL_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define RCC_CFGR2_PLL2MUL8 ((uint32_t)0x00000600) /*!< PLL2 input clock * 8 */ #define RCC_CFGR2_PLL2MUL9 ((uint32_t)0x00000700) /*!< PLL2 input clock * 9 */ #define RCC_CFGR2_PLL2MUL10 ((uint32_t)0x00000800) /*!< PLL2 input clock * 10 */ #define RCC_CFGR2_PLL2MUL11 ((uint32_t)0x00000900) /*!< PLL2 input clock * 11 */ #define RCC_CFGR2_PLL2MUL12 ((uint32_t)0x00000A00) /*!< PLL2 input clock * 12 */ #define RCC_CFGR2_PLL2MUL13 ((uint32_t)0x00000B00) /*!< PLL2 input clock * 13 */ #define RCC_CFGR2_PLL2MUL14 ((uint32_t)0x00000C00) /*!< PLL2 input clock * 14 */ #define RCC_CFGR2_PLL2MUL16 ((uint32_t)0x00000E00) /*!< PLL2 input clock * 16 */ #define RCC_CFGR2_PLL2MUL20 ((uint32_t)0x00000F00) /*!< PLL2 input clock * 20 */ /*!< PLL3MUL configuration */ #define RCC_CFGR2_PLL3MUL ((uint32_t)0x0000F000) /*!< PLL3MUL[3:0] bits */ #define RCC_CFGR2_PLL3MUL_0 ((uint32_t)0x00001000) /*!< Bit 0 */ #define RCC_CFGR2_PLL3MUL_1 ((uint32_t)0x00002000) /*!< Bit 1 */ #define RCC_CFGR2_PLL3MUL_2 ((uint32_t)0x00004000) /*!< Bit 2 */ #define RCC_CFGR2_PLL3MUL_3 ((uint32_t)0x00008000) /*!< Bit 3 */ #define RCC_CFGR2_PLL3MUL8 ((uint32_t)0x00006000) /*!< PLL3 input clock * 8 */ #define RCC_CFGR2_PLL3MUL9 ((uint32_t)0x00007000) /*!< PLL3 input clock * 9 */ #define RCC_CFGR2_PLL3MUL10 ((uint32_t)0x00008000) /*!< PLL3 input clock * 10 */ #define RCC_CFGR2_PLL3MUL11 ((uint32_t)0x00009000) /*!< PLL3 input clock * 11 */ #define RCC_CFGR2_PLL3MUL12 ((uint32_t)0x0000A000) /*!< PLL3 input clock * 12 */ #define RCC_CFGR2_PLL3MUL13 ((uint32_t)0x0000B000) /*!< PLL3 input clock * 13 */ #define RCC_CFGR2_PLL3MUL14 ((uint32_t)0x0000C000) /*!< PLL3 input clock * 14 */ #define RCC_CFGR2_PLL3MUL16 ((uint32_t)0x0000E000) /*!< PLL3 input clock * 16 */ #define RCC_CFGR2_PLL3MUL20 ((uint32_t)0x0000F000) /*!< PLL3 input clock * 20 */ #define RCC_CFGR2_PREDIV1SRC ((uint32_t)0x00010000) /*!< PREDIV1 entry clock source */ #define RCC_CFGR2_PREDIV1SRC_PLL2 ((uint32_t)0x00010000) /*!< PLL2 selected as PREDIV1 entry clock source */ #define RCC_CFGR2_PREDIV1SRC_HSE ((uint32_t)0x00000000) /*!< HSE selected as PREDIV1 entry clock source */ #define RCC_CFGR2_I2S2SRC ((uint32_t)0x00020000) /*!< I2S2 entry clock source */ #define RCC_CFGR2_I2S3SRC ((uint32_t)0x00040000) /*!< I2S3 clock source */ #endif /* STM32F10X_CL */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /******************* Bit definition for RCC_CFGR2 register ******************/ /*!< PREDIV1 configuration */ #define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!< PREDIV1[3:0] bits */ #define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!< PREDIV1 input clock not divided */ #define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!< PREDIV1 input clock divided by 2 */ #define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!< PREDIV1 input clock divided by 3 */ #define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!< PREDIV1 input clock divided by 4 */ #define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!< PREDIV1 input clock divided by 5 */ #define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!< PREDIV1 input clock divided by 6 */ #define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!< PREDIV1 input clock divided by 7 */ #define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!< PREDIV1 input clock divided by 8 */ #define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!< PREDIV1 input clock divided by 9 */ #define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!< PREDIV1 input clock divided by 10 */ #define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!< PREDIV1 input clock divided by 11 */ #define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!< PREDIV1 input clock divided by 12 */ #define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!< PREDIV1 input clock divided by 13 */ #define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!< PREDIV1 input clock divided by 14 */ #define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!< PREDIV1 input clock divided by 15 */ #define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!< PREDIV1 input clock divided by 16 */ #endif /******************************************************************************/ /* */ /* General Purpose and Alternate Function I/O */ /* */ /******************************************************************************/ /******************* Bit definition for GPIO_CRL register *******************/ #define GPIO_CRL_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */ #define GPIO_CRL_MODE0 ((uint32_t)0x00000003) /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */ #define GPIO_CRL_MODE0_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define GPIO_CRL_MODE0_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define GPIO_CRL_MODE1 ((uint32_t)0x00000030) /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */ #define GPIO_CRL_MODE1_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define GPIO_CRL_MODE1_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define GPIO_CRL_MODE2 ((uint32_t)0x00000300) /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */ #define GPIO_CRL_MODE2_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define GPIO_CRL_MODE2_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define GPIO_CRL_MODE3 ((uint32_t)0x00003000) /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */ #define GPIO_CRL_MODE3_0 ((uint32_t)0x00001000) /*!< Bit 0 */ #define GPIO_CRL_MODE3_1 ((uint32_t)0x00002000) /*!< Bit 1 */ #define GPIO_CRL_MODE4 ((uint32_t)0x00030000) /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */ #define GPIO_CRL_MODE4_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define GPIO_CRL_MODE4_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define GPIO_CRL_MODE5 ((uint32_t)0x00300000) /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */ #define GPIO_CRL_MODE5_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define GPIO_CRL_MODE5_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define GPIO_CRL_MODE6 ((uint32_t)0x03000000) /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */ #define GPIO_CRL_MODE6_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define GPIO_CRL_MODE6_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define GPIO_CRL_MODE7 ((uint32_t)0x30000000) /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */ #define GPIO_CRL_MODE7_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define GPIO_CRL_MODE7_1 ((uint32_t)0x20000000) /*!< Bit 1 */ #define GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */ #define GPIO_CRL_CNF0 ((uint32_t)0x0000000C) /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */ #define GPIO_CRL_CNF0_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define GPIO_CRL_CNF0_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define GPIO_CRL_CNF1 ((uint32_t)0x000000C0) /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */ #define GPIO_CRL_CNF1_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define GPIO_CRL_CNF1_1 ((uint32_t)0x00000080) /*!< Bit 1 */ #define GPIO_CRL_CNF2 ((uint32_t)0x00000C00) /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */ #define GPIO_CRL_CNF2_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define GPIO_CRL_CNF2_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define GPIO_CRL_CNF3 ((uint32_t)0x0000C000) /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */ #define GPIO_CRL_CNF3_0 ((uint32_t)0x00004000) /*!< Bit 0 */ #define GPIO_CRL_CNF3_1 ((uint32_t)0x00008000) /*!< Bit 1 */ #define GPIO_CRL_CNF4 ((uint32_t)0x000C0000) /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */ #define GPIO_CRL_CNF4_0 ((uint32_t)0x00040000) /*!< Bit 0 */ #define GPIO_CRL_CNF4_1 ((uint32_t)0x00080000) /*!< Bit 1 */ #define GPIO_CRL_CNF5 ((uint32_t)0x00C00000) /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */ #define GPIO_CRL_CNF5_0 ((uint32_t)0x00400000) /*!< Bit 0 */ #define GPIO_CRL_CNF5_1 ((uint32_t)0x00800000) /*!< Bit 1 */ #define GPIO_CRL_CNF6 ((uint32_t)0x0C000000) /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */ #define GPIO_CRL_CNF6_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define GPIO_CRL_CNF6_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define GPIO_CRL_CNF7 ((uint32_t)0xC0000000) /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */ #define GPIO_CRL_CNF7_0 ((uint32_t)0x40000000) /*!< Bit 0 */ #define GPIO_CRL_CNF7_1 ((uint32_t)0x80000000) /*!< Bit 1 */ /******************* Bit definition for GPIO_CRH register *******************/ #define GPIO_CRH_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */ #define GPIO_CRH_MODE8 ((uint32_t)0x00000003) /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */ #define GPIO_CRH_MODE8_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define GPIO_CRH_MODE8_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define GPIO_CRH_MODE9 ((uint32_t)0x00000030) /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */ #define GPIO_CRH_MODE9_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define GPIO_CRH_MODE9_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define GPIO_CRH_MODE10 ((uint32_t)0x00000300) /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */ #define GPIO_CRH_MODE10_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define GPIO_CRH_MODE10_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define GPIO_CRH_MODE11 ((uint32_t)0x00003000) /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */ #define GPIO_CRH_MODE11_0 ((uint32_t)0x00001000) /*!< Bit 0 */ #define GPIO_CRH_MODE11_1 ((uint32_t)0x00002000) /*!< Bit 1 */ #define GPIO_CRH_MODE12 ((uint32_t)0x00030000) /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */ #define GPIO_CRH_MODE12_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define GPIO_CRH_MODE12_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define GPIO_CRH_MODE13 ((uint32_t)0x00300000) /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */ #define GPIO_CRH_MODE13_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define GPIO_CRH_MODE13_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define GPIO_CRH_MODE14 ((uint32_t)0x03000000) /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */ #define GPIO_CRH_MODE14_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define GPIO_CRH_MODE14_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define GPIO_CRH_MODE15 ((uint32_t)0x30000000) /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */ #define GPIO_CRH_MODE15_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define GPIO_CRH_MODE15_1 ((uint32_t)0x20000000) /*!< Bit 1 */ #define GPIO_CRH_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */ #define GPIO_CRH_CNF8 ((uint32_t)0x0000000C) /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */ #define GPIO_CRH_CNF8_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define GPIO_CRH_CNF8_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define GPIO_CRH_CNF9 ((uint32_t)0x000000C0) /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */ #define GPIO_CRH_CNF9_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define GPIO_CRH_CNF9_1 ((uint32_t)0x00000080) /*!< Bit 1 */ #define GPIO_CRH_CNF10 ((uint32_t)0x00000C00) /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */ #define GPIO_CRH_CNF10_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define GPIO_CRH_CNF10_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define GPIO_CRH_CNF11 ((uint32_t)0x0000C000) /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */ #define GPIO_CRH_CNF11_0 ((uint32_t)0x00004000) /*!< Bit 0 */ #define GPIO_CRH_CNF11_1 ((uint32_t)0x00008000) /*!< Bit 1 */ #define GPIO_CRH_CNF12 ((uint32_t)0x000C0000) /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */ #define GPIO_CRH_CNF12_0 ((uint32_t)0x00040000) /*!< Bit 0 */ #define GPIO_CRH_CNF12_1 ((uint32_t)0x00080000) /*!< Bit 1 */ #define GPIO_CRH_CNF13 ((uint32_t)0x00C00000) /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */ #define GPIO_CRH_CNF13_0 ((uint32_t)0x00400000) /*!< Bit 0 */ #define GPIO_CRH_CNF13_1 ((uint32_t)0x00800000) /*!< Bit 1 */ #define GPIO_CRH_CNF14 ((uint32_t)0x0C000000) /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */ #define GPIO_CRH_CNF14_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define GPIO_CRH_CNF14_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define GPIO_CRH_CNF15 ((uint32_t)0xC0000000) /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */ #define GPIO_CRH_CNF15_0 ((uint32_t)0x40000000) /*!< Bit 0 */ #define GPIO_CRH_CNF15_1 ((uint32_t)0x80000000) /*!< Bit 1 */ /*!<****************** Bit definition for GPIO_IDR register *******************/ #define GPIO_IDR_IDR0 ((uint16_t)0x0001) /*!< Port input data, bit 0 */ #define GPIO_IDR_IDR1 ((uint16_t)0x0002) /*!< Port input data, bit 1 */ #define GPIO_IDR_IDR2 ((uint16_t)0x0004) /*!< Port input data, bit 2 */ #define GPIO_IDR_IDR3 ((uint16_t)0x0008) /*!< Port input data, bit 3 */ #define GPIO_IDR_IDR4 ((uint16_t)0x0010) /*!< Port input data, bit 4 */ #define GPIO_IDR_IDR5 ((uint16_t)0x0020) /*!< Port input data, bit 5 */ #define GPIO_IDR_IDR6 ((uint16_t)0x0040) /*!< Port input data, bit 6 */ #define GPIO_IDR_IDR7 ((uint16_t)0x0080) /*!< Port input data, bit 7 */ #define GPIO_IDR_IDR8 ((uint16_t)0x0100) /*!< Port input data, bit 8 */ #define GPIO_IDR_IDR9 ((uint16_t)0x0200) /*!< Port input data, bit 9 */ #define GPIO_IDR_IDR10 ((uint16_t)0x0400) /*!< Port input data, bit 10 */ #define GPIO_IDR_IDR11 ((uint16_t)0x0800) /*!< Port input data, bit 11 */ #define GPIO_IDR_IDR12 ((uint16_t)0x1000) /*!< Port input data, bit 12 */ #define GPIO_IDR_IDR13 ((uint16_t)0x2000) /*!< Port input data, bit 13 */ #define GPIO_IDR_IDR14 ((uint16_t)0x4000) /*!< Port input data, bit 14 */ #define GPIO_IDR_IDR15 ((uint16_t)0x8000) /*!< Port input data, bit 15 */ /******************* Bit definition for GPIO_ODR register *******************/ #define GPIO_ODR_ODR0 ((uint16_t)0x0001) /*!< Port output data, bit 0 */ #define GPIO_ODR_ODR1 ((uint16_t)0x0002) /*!< Port output data, bit 1 */ #define GPIO_ODR_ODR2 ((uint16_t)0x0004) /*!< Port output data, bit 2 */ #define GPIO_ODR_ODR3 ((uint16_t)0x0008) /*!< Port output data, bit 3 */ #define GPIO_ODR_ODR4 ((uint16_t)0x0010) /*!< Port output data, bit 4 */ #define GPIO_ODR_ODR5 ((uint16_t)0x0020) /*!< Port output data, bit 5 */ #define GPIO_ODR_ODR6 ((uint16_t)0x0040) /*!< Port output data, bit 6 */ #define GPIO_ODR_ODR7 ((uint16_t)0x0080) /*!< Port output data, bit 7 */ #define GPIO_ODR_ODR8 ((uint16_t)0x0100) /*!< Port output data, bit 8 */ #define GPIO_ODR_ODR9 ((uint16_t)0x0200) /*!< Port output data, bit 9 */ #define GPIO_ODR_ODR10 ((uint16_t)0x0400) /*!< Port output data, bit 10 */ #define GPIO_ODR_ODR11 ((uint16_t)0x0800) /*!< Port output data, bit 11 */ #define GPIO_ODR_ODR12 ((uint16_t)0x1000) /*!< Port output data, bit 12 */ #define GPIO_ODR_ODR13 ((uint16_t)0x2000) /*!< Port output data, bit 13 */ #define GPIO_ODR_ODR14 ((uint16_t)0x4000) /*!< Port output data, bit 14 */ #define GPIO_ODR_ODR15 ((uint16_t)0x8000) /*!< Port output data, bit 15 */ /****************** Bit definition for GPIO_BSRR register *******************/ #define GPIO_BSRR_BS0 ((uint32_t)0x00000001) /*!< Port x Set bit 0 */ #define GPIO_BSRR_BS1 ((uint32_t)0x00000002) /*!< Port x Set bit 1 */ #define GPIO_BSRR_BS2 ((uint32_t)0x00000004) /*!< Port x Set bit 2 */ #define GPIO_BSRR_BS3 ((uint32_t)0x00000008) /*!< Port x Set bit 3 */ #define GPIO_BSRR_BS4 ((uint32_t)0x00000010) /*!< Port x Set bit 4 */ #define GPIO_BSRR_BS5 ((uint32_t)0x00000020) /*!< Port x Set bit 5 */ #define GPIO_BSRR_BS6 ((uint32_t)0x00000040) /*!< Port x Set bit 6 */ #define GPIO_BSRR_BS7 ((uint32_t)0x00000080) /*!< Port x Set bit 7 */ #define GPIO_BSRR_BS8 ((uint32_t)0x00000100) /*!< Port x Set bit 8 */ #define GPIO_BSRR_BS9 ((uint32_t)0x00000200) /*!< Port x Set bit 9 */ #define GPIO_BSRR_BS10 ((uint32_t)0x00000400) /*!< Port x Set bit 10 */ #define GPIO_BSRR_BS11 ((uint32_t)0x00000800) /*!< Port x Set bit 11 */ #define GPIO_BSRR_BS12 ((uint32_t)0x00001000) /*!< Port x Set bit 12 */ #define GPIO_BSRR_BS13 ((uint32_t)0x00002000) /*!< Port x Set bit 13 */ #define GPIO_BSRR_BS14 ((uint32_t)0x00004000) /*!< Port x Set bit 14 */ #define GPIO_BSRR_BS15 ((uint32_t)0x00008000) /*!< Port x Set bit 15 */ #define GPIO_BSRR_BR0 ((uint32_t)0x00010000) /*!< Port x Reset bit 0 */ #define GPIO_BSRR_BR1 ((uint32_t)0x00020000) /*!< Port x Reset bit 1 */ #define GPIO_BSRR_BR2 ((uint32_t)0x00040000) /*!< Port x Reset bit 2 */ #define GPIO_BSRR_BR3 ((uint32_t)0x00080000) /*!< Port x Reset bit 3 */ #define GPIO_BSRR_BR4 ((uint32_t)0x00100000) /*!< Port x Reset bit 4 */ #define GPIO_BSRR_BR5 ((uint32_t)0x00200000) /*!< Port x Reset bit 5 */ #define GPIO_BSRR_BR6 ((uint32_t)0x00400000) /*!< Port x Reset bit 6 */ #define GPIO_BSRR_BR7 ((uint32_t)0x00800000) /*!< Port x Reset bit 7 */ #define GPIO_BSRR_BR8 ((uint32_t)0x01000000) /*!< Port x Reset bit 8 */ #define GPIO_BSRR_BR9 ((uint32_t)0x02000000) /*!< Port x Reset bit 9 */ #define GPIO_BSRR_BR10 ((uint32_t)0x04000000) /*!< Port x Reset bit 10 */ #define GPIO_BSRR_BR11 ((uint32_t)0x08000000) /*!< Port x Reset bit 11 */ #define GPIO_BSRR_BR12 ((uint32_t)0x10000000) /*!< Port x Reset bit 12 */ #define GPIO_BSRR_BR13 ((uint32_t)0x20000000) /*!< Port x Reset bit 13 */ #define GPIO_BSRR_BR14 ((uint32_t)0x40000000) /*!< Port x Reset bit 14 */ #define GPIO_BSRR_BR15 ((uint32_t)0x80000000) /*!< Port x Reset bit 15 */ /******************* Bit definition for GPIO_BRR register *******************/ #define GPIO_BRR_BR0 ((uint16_t)0x0001) /*!< Port x Reset bit 0 */ #define GPIO_BRR_BR1 ((uint16_t)0x0002) /*!< Port x Reset bit 1 */ #define GPIO_BRR_BR2 ((uint16_t)0x0004) /*!< Port x Reset bit 2 */ #define GPIO_BRR_BR3 ((uint16_t)0x0008) /*!< Port x Reset bit 3 */ #define GPIO_BRR_BR4 ((uint16_t)0x0010) /*!< Port x Reset bit 4 */ #define GPIO_BRR_BR5 ((uint16_t)0x0020) /*!< Port x Reset bit 5 */ #define GPIO_BRR_BR6 ((uint16_t)0x0040) /*!< Port x Reset bit 6 */ #define GPIO_BRR_BR7 ((uint16_t)0x0080) /*!< Port x Reset bit 7 */ #define GPIO_BRR_BR8 ((uint16_t)0x0100) /*!< Port x Reset bit 8 */ #define GPIO_BRR_BR9 ((uint16_t)0x0200) /*!< Port x Reset bit 9 */ #define GPIO_BRR_BR10 ((uint16_t)0x0400) /*!< Port x Reset bit 10 */ #define GPIO_BRR_BR11 ((uint16_t)0x0800) /*!< Port x Reset bit 11 */ #define GPIO_BRR_BR12 ((uint16_t)0x1000) /*!< Port x Reset bit 12 */ #define GPIO_BRR_BR13 ((uint16_t)0x2000) /*!< Port x Reset bit 13 */ #define GPIO_BRR_BR14 ((uint16_t)0x4000) /*!< Port x Reset bit 14 */ #define GPIO_BRR_BR15 ((uint16_t)0x8000) /*!< Port x Reset bit 15 */ /****************** Bit definition for GPIO_LCKR register *******************/ #define GPIO_LCKR_LCK0 ((uint32_t)0x00000001) /*!< Port x Lock bit 0 */ #define GPIO_LCKR_LCK1 ((uint32_t)0x00000002) /*!< Port x Lock bit 1 */ #define GPIO_LCKR_LCK2 ((uint32_t)0x00000004) /*!< Port x Lock bit 2 */ #define GPIO_LCKR_LCK3 ((uint32_t)0x00000008) /*!< Port x Lock bit 3 */ #define GPIO_LCKR_LCK4 ((uint32_t)0x00000010) /*!< Port x Lock bit 4 */ #define GPIO_LCKR_LCK5 ((uint32_t)0x00000020) /*!< Port x Lock bit 5 */ #define GPIO_LCKR_LCK6 ((uint32_t)0x00000040) /*!< Port x Lock bit 6 */ #define GPIO_LCKR_LCK7 ((uint32_t)0x00000080) /*!< Port x Lock bit 7 */ #define GPIO_LCKR_LCK8 ((uint32_t)0x00000100) /*!< Port x Lock bit 8 */ #define GPIO_LCKR_LCK9 ((uint32_t)0x00000200) /*!< Port x Lock bit 9 */ #define GPIO_LCKR_LCK10 ((uint32_t)0x00000400) /*!< Port x Lock bit 10 */ #define GPIO_LCKR_LCK11 ((uint32_t)0x00000800) /*!< Port x Lock bit 11 */ #define GPIO_LCKR_LCK12 ((uint32_t)0x00001000) /*!< Port x Lock bit 12 */ #define GPIO_LCKR_LCK13 ((uint32_t)0x00002000) /*!< Port x Lock bit 13 */ #define GPIO_LCKR_LCK14 ((uint32_t)0x00004000) /*!< Port x Lock bit 14 */ #define GPIO_LCKR_LCK15 ((uint32_t)0x00008000) /*!< Port x Lock bit 15 */ #define GPIO_LCKR_LCKK ((uint32_t)0x00010000) /*!< Lock key */ /*----------------------------------------------------------------------------*/ /****************** Bit definition for AFIO_EVCR register *******************/ #define AFIO_EVCR_PIN ((uint8_t)0x0F) /*!< PIN[3:0] bits (Pin selection) */ #define AFIO_EVCR_PIN_0 ((uint8_t)0x01) /*!< Bit 0 */ #define AFIO_EVCR_PIN_1 ((uint8_t)0x02) /*!< Bit 1 */ #define AFIO_EVCR_PIN_2 ((uint8_t)0x04) /*!< Bit 2 */ #define AFIO_EVCR_PIN_3 ((uint8_t)0x08) /*!< Bit 3 */ /*!< PIN configuration */ #define AFIO_EVCR_PIN_PX0 ((uint8_t)0x00) /*!< Pin 0 selected */ #define AFIO_EVCR_PIN_PX1 ((uint8_t)0x01) /*!< Pin 1 selected */ #define AFIO_EVCR_PIN_PX2 ((uint8_t)0x02) /*!< Pin 2 selected */ #define AFIO_EVCR_PIN_PX3 ((uint8_t)0x03) /*!< Pin 3 selected */ #define AFIO_EVCR_PIN_PX4 ((uint8_t)0x04) /*!< Pin 4 selected */ #define AFIO_EVCR_PIN_PX5 ((uint8_t)0x05) /*!< Pin 5 selected */ #define AFIO_EVCR_PIN_PX6 ((uint8_t)0x06) /*!< Pin 6 selected */ #define AFIO_EVCR_PIN_PX7 ((uint8_t)0x07) /*!< Pin 7 selected */ #define AFIO_EVCR_PIN_PX8 ((uint8_t)0x08) /*!< Pin 8 selected */ #define AFIO_EVCR_PIN_PX9 ((uint8_t)0x09) /*!< Pin 9 selected */ #define AFIO_EVCR_PIN_PX10 ((uint8_t)0x0A) /*!< Pin 10 selected */ #define AFIO_EVCR_PIN_PX11 ((uint8_t)0x0B) /*!< Pin 11 selected */ #define AFIO_EVCR_PIN_PX12 ((uint8_t)0x0C) /*!< Pin 12 selected */ #define AFIO_EVCR_PIN_PX13 ((uint8_t)0x0D) /*!< Pin 13 selected */ #define AFIO_EVCR_PIN_PX14 ((uint8_t)0x0E) /*!< Pin 14 selected */ #define AFIO_EVCR_PIN_PX15 ((uint8_t)0x0F) /*!< Pin 15 selected */ #define AFIO_EVCR_PORT ((uint8_t)0x70) /*!< PORT[2:0] bits (Port selection) */ #define AFIO_EVCR_PORT_0 ((uint8_t)0x10) /*!< Bit 0 */ #define AFIO_EVCR_PORT_1 ((uint8_t)0x20) /*!< Bit 1 */ #define AFIO_EVCR_PORT_2 ((uint8_t)0x40) /*!< Bit 2 */ /*!< PORT configuration */ #define AFIO_EVCR_PORT_PA ((uint8_t)0x00) /*!< Port A selected */ #define AFIO_EVCR_PORT_PB ((uint8_t)0x10) /*!< Port B selected */ #define AFIO_EVCR_PORT_PC ((uint8_t)0x20) /*!< Port C selected */ #define AFIO_EVCR_PORT_PD ((uint8_t)0x30) /*!< Port D selected */ #define AFIO_EVCR_PORT_PE ((uint8_t)0x40) /*!< Port E selected */ #define AFIO_EVCR_EVOE ((uint8_t)0x80) /*!< Event Output Enable */ /****************** Bit definition for AFIO_MAPR register *******************/ #define AFIO_MAPR_SPI1_REMAP ((uint32_t)0x00000001) /*!< SPI1 remapping */ #define AFIO_MAPR_I2C1_REMAP ((uint32_t)0x00000002) /*!< I2C1 remapping */ #define AFIO_MAPR_USART1_REMAP ((uint32_t)0x00000004) /*!< USART1 remapping */ #define AFIO_MAPR_USART2_REMAP ((uint32_t)0x00000008) /*!< USART2 remapping */ #define AFIO_MAPR_USART3_REMAP ((uint32_t)0x00000030) /*!< USART3_REMAP[1:0] bits (USART3 remapping) */ #define AFIO_MAPR_USART3_REMAP_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define AFIO_MAPR_USART3_REMAP_1 ((uint32_t)0x00000020) /*!< Bit 1 */ /* USART3_REMAP configuration */ #define AFIO_MAPR_USART3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */ #define AFIO_MAPR_USART3_REMAP_PARTIALREMAP ((uint32_t)0x00000010) /*!< Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */ #define AFIO_MAPR_USART3_REMAP_FULLREMAP ((uint32_t)0x00000030) /*!< Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */ #define AFIO_MAPR_TIM1_REMAP ((uint32_t)0x000000C0) /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */ #define AFIO_MAPR_TIM1_REMAP_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define AFIO_MAPR_TIM1_REMAP_1 ((uint32_t)0x00000080) /*!< Bit 1 */ /*!< TIM1_REMAP configuration */ #define AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */ #define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((uint32_t)0x00000040) /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */ #define AFIO_MAPR_TIM1_REMAP_FULLREMAP ((uint32_t)0x000000C0) /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */ #define AFIO_MAPR_TIM2_REMAP ((uint32_t)0x00000300) /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */ #define AFIO_MAPR_TIM2_REMAP_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define AFIO_MAPR_TIM2_REMAP_1 ((uint32_t)0x00000200) /*!< Bit 1 */ /*!< TIM2_REMAP configuration */ #define AFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */ #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((uint32_t)0x00000100) /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */ #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((uint32_t)0x00000200) /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */ #define AFIO_MAPR_TIM2_REMAP_FULLREMAP ((uint32_t)0x00000300) /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */ #define AFIO_MAPR_TIM3_REMAP ((uint32_t)0x00000C00) /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */ #define AFIO_MAPR_TIM3_REMAP_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define AFIO_MAPR_TIM3_REMAP_1 ((uint32_t)0x00000800) /*!< Bit 1 */ /*!< TIM3_REMAP configuration */ #define AFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */ #define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((uint32_t)0x00000800) /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */ #define AFIO_MAPR_TIM3_REMAP_FULLREMAP ((uint32_t)0x00000C00) /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */ #define AFIO_MAPR_TIM4_REMAP ((uint32_t)0x00001000) /*!< TIM4_REMAP bit (TIM4 remapping) */ #define AFIO_MAPR_CAN_REMAP ((uint32_t)0x00006000) /*!< CAN_REMAP[1:0] bits (CAN Alternate function remapping) */ #define AFIO_MAPR_CAN_REMAP_0 ((uint32_t)0x00002000) /*!< Bit 0 */ #define AFIO_MAPR_CAN_REMAP_1 ((uint32_t)0x00004000) /*!< Bit 1 */ /*!< CAN_REMAP configuration */ #define AFIO_MAPR_CAN_REMAP_REMAP1 ((uint32_t)0x00000000) /*!< CANRX mapped to PA11, CANTX mapped to PA12 */ #define AFIO_MAPR_CAN_REMAP_REMAP2 ((uint32_t)0x00004000) /*!< CANRX mapped to PB8, CANTX mapped to PB9 */ #define AFIO_MAPR_CAN_REMAP_REMAP3 ((uint32_t)0x00006000) /*!< CANRX mapped to PD0, CANTX mapped to PD1 */ #define AFIO_MAPR_PD01_REMAP ((uint32_t)0x00008000) /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */ #define AFIO_MAPR_TIM5CH4_IREMAP ((uint32_t)0x00010000) /*!< TIM5 Channel4 Internal Remap */ #define AFIO_MAPR_ADC1_ETRGINJ_REMAP ((uint32_t)0x00020000) /*!< ADC 1 External Trigger Injected Conversion remapping */ #define AFIO_MAPR_ADC1_ETRGREG_REMAP ((uint32_t)0x00040000) /*!< ADC 1 External Trigger Regular Conversion remapping */ #define AFIO_MAPR_ADC2_ETRGINJ_REMAP ((uint32_t)0x00080000) /*!< ADC 2 External Trigger Injected Conversion remapping */ #define AFIO_MAPR_ADC2_ETRGREG_REMAP ((uint32_t)0x00100000) /*!< ADC 2 External Trigger Regular Conversion remapping */ /*!< SWJ_CFG configuration */ #define AFIO_MAPR_SWJ_CFG ((uint32_t)0x07000000) /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */ #define AFIO_MAPR_SWJ_CFG_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define AFIO_MAPR_SWJ_CFG_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define AFIO_MAPR_SWJ_CFG_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define AFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000) /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */ #define AFIO_MAPR_SWJ_CFG_NOJNTRST ((uint32_t)0x01000000) /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */ #define AFIO_MAPR_SWJ_CFG_JTAGDISABLE ((uint32_t)0x02000000) /*!< JTAG-DP Disabled and SW-DP Enabled */ #define AFIO_MAPR_SWJ_CFG_DISABLE ((uint32_t)0x04000000) /*!< JTAG-DP Disabled and SW-DP Disabled */ #ifdef STM32F10X_CL /*!< ETH_REMAP configuration */ #define AFIO_MAPR_ETH_REMAP ((uint32_t)0x00200000) /*!< SPI3_REMAP bit (Ethernet MAC I/O remapping) */ /*!< CAN2_REMAP configuration */ #define AFIO_MAPR_CAN2_REMAP ((uint32_t)0x00400000) /*!< CAN2_REMAP bit (CAN2 I/O remapping) */ /*!< MII_RMII_SEL configuration */ #define AFIO_MAPR_MII_RMII_SEL ((uint32_t)0x00800000) /*!< MII_RMII_SEL bit (Ethernet MII or RMII selection) */ /*!< SPI3_REMAP configuration */ #define AFIO_MAPR_SPI3_REMAP ((uint32_t)0x10000000) /*!< SPI3_REMAP bit (SPI3 remapping) */ /*!< TIM2ITR1_IREMAP configuration */ #define AFIO_MAPR_TIM2ITR1_IREMAP ((uint32_t)0x20000000) /*!< TIM2ITR1_IREMAP bit (TIM2 internal trigger 1 remapping) */ /*!< PTP_PPS_REMAP configuration */ #define AFIO_MAPR_PTP_PPS_REMAP ((uint32_t)0x40000000) /*!< PTP_PPS_REMAP bit (Ethernet PTP PPS remapping) */ #endif /***************** Bit definition for AFIO_EXTICR1 register *****************/ #define AFIO_EXTICR1_EXTI0 ((uint16_t)0x000F) /*!< EXTI 0 configuration */ #define AFIO_EXTICR1_EXTI1 ((uint16_t)0x00F0) /*!< EXTI 1 configuration */ #define AFIO_EXTICR1_EXTI2 ((uint16_t)0x0F00) /*!< EXTI 2 configuration */ #define AFIO_EXTICR1_EXTI3 ((uint16_t)0xF000) /*!< EXTI 3 configuration */ /*!< EXTI0 configuration */ #define AFIO_EXTICR1_EXTI0_PA ((uint16_t)0x0000) /*!< PA[0] pin */ #define AFIO_EXTICR1_EXTI0_PB ((uint16_t)0x0001) /*!< PB[0] pin */ #define AFIO_EXTICR1_EXTI0_PC ((uint16_t)0x0002) /*!< PC[0] pin */ #define AFIO_EXTICR1_EXTI0_PD ((uint16_t)0x0003) /*!< PD[0] pin */ #define AFIO_EXTICR1_EXTI0_PE ((uint16_t)0x0004) /*!< PE[0] pin */ #define AFIO_EXTICR1_EXTI0_PF ((uint16_t)0x0005) /*!< PF[0] pin */ #define AFIO_EXTICR1_EXTI0_PG ((uint16_t)0x0006) /*!< PG[0] pin */ /*!< EXTI1 configuration */ #define AFIO_EXTICR1_EXTI1_PA ((uint16_t)0x0000) /*!< PA[1] pin */ #define AFIO_EXTICR1_EXTI1_PB ((uint16_t)0x0010) /*!< PB[1] pin */ #define AFIO_EXTICR1_EXTI1_PC ((uint16_t)0x0020) /*!< PC[1] pin */ #define AFIO_EXTICR1_EXTI1_PD ((uint16_t)0x0030) /*!< PD[1] pin */ #define AFIO_EXTICR1_EXTI1_PE ((uint16_t)0x0040) /*!< PE[1] pin */ #define AFIO_EXTICR1_EXTI1_PF ((uint16_t)0x0050) /*!< PF[1] pin */ #define AFIO_EXTICR1_EXTI1_PG ((uint16_t)0x0060) /*!< PG[1] pin */ /*!< EXTI2 configuration */ #define AFIO_EXTICR1_EXTI2_PA ((uint16_t)0x0000) /*!< PA[2] pin */ #define AFIO_EXTICR1_EXTI2_PB ((uint16_t)0x0100) /*!< PB[2] pin */ #define AFIO_EXTICR1_EXTI2_PC ((uint16_t)0x0200) /*!< PC[2] pin */ #define AFIO_EXTICR1_EXTI2_PD ((uint16_t)0x0300) /*!< PD[2] pin */ #define AFIO_EXTICR1_EXTI2_PE ((uint16_t)0x0400) /*!< PE[2] pin */ #define AFIO_EXTICR1_EXTI2_PF ((uint16_t)0x0500) /*!< PF[2] pin */ #define AFIO_EXTICR1_EXTI2_PG ((uint16_t)0x0600) /*!< PG[2] pin */ /*!< EXTI3 configuration */ #define AFIO_EXTICR1_EXTI3_PA ((uint16_t)0x0000) /*!< PA[3] pin */ #define AFIO_EXTICR1_EXTI3_PB ((uint16_t)0x1000) /*!< PB[3] pin */ #define AFIO_EXTICR1_EXTI3_PC ((uint16_t)0x2000) /*!< PC[3] pin */ #define AFIO_EXTICR1_EXTI3_PD ((uint16_t)0x3000) /*!< PD[3] pin */ #define AFIO_EXTICR1_EXTI3_PE ((uint16_t)0x4000) /*!< PE[3] pin */ #define AFIO_EXTICR1_EXTI3_PF ((uint16_t)0x5000) /*!< PF[3] pin */ #define AFIO_EXTICR1_EXTI3_PG ((uint16_t)0x6000) /*!< PG[3] pin */ /***************** Bit definition for AFIO_EXTICR2 register *****************/ #define AFIO_EXTICR2_EXTI4 ((uint16_t)0x000F) /*!< EXTI 4 configuration */ #define AFIO_EXTICR2_EXTI5 ((uint16_t)0x00F0) /*!< EXTI 5 configuration */ #define AFIO_EXTICR2_EXTI6 ((uint16_t)0x0F00) /*!< EXTI 6 configuration */ #define AFIO_EXTICR2_EXTI7 ((uint16_t)0xF000) /*!< EXTI 7 configuration */ /*!< EXTI4 configuration */ #define AFIO_EXTICR2_EXTI4_PA ((uint16_t)0x0000) /*!< PA[4] pin */ #define AFIO_EXTICR2_EXTI4_PB ((uint16_t)0x0001) /*!< PB[4] pin */ #define AFIO_EXTICR2_EXTI4_PC ((uint16_t)0x0002) /*!< PC[4] pin */ #define AFIO_EXTICR2_EXTI4_PD ((uint16_t)0x0003) /*!< PD[4] pin */ #define AFIO_EXTICR2_EXTI4_PE ((uint16_t)0x0004) /*!< PE[4] pin */ #define AFIO_EXTICR2_EXTI4_PF ((uint16_t)0x0005) /*!< PF[4] pin */ #define AFIO_EXTICR2_EXTI4_PG ((uint16_t)0x0006) /*!< PG[4] pin */ /* EXTI5 configuration */ #define AFIO_EXTICR2_EXTI5_PA ((uint16_t)0x0000) /*!< PA[5] pin */ #define AFIO_EXTICR2_EXTI5_PB ((uint16_t)0x0010) /*!< PB[5] pin */ #define AFIO_EXTICR2_EXTI5_PC ((uint16_t)0x0020) /*!< PC[5] pin */ #define AFIO_EXTICR2_EXTI5_PD ((uint16_t)0x0030) /*!< PD[5] pin */ #define AFIO_EXTICR2_EXTI5_PE ((uint16_t)0x0040) /*!< PE[5] pin */ #define AFIO_EXTICR2_EXTI5_PF ((uint16_t)0x0050) /*!< PF[5] pin */ #define AFIO_EXTICR2_EXTI5_PG ((uint16_t)0x0060) /*!< PG[5] pin */ /*!< EXTI6 configuration */ #define AFIO_EXTICR2_EXTI6_PA ((uint16_t)0x0000) /*!< PA[6] pin */ #define AFIO_EXTICR2_EXTI6_PB ((uint16_t)0x0100) /*!< PB[6] pin */ #define AFIO_EXTICR2_EXTI6_PC ((uint16_t)0x0200) /*!< PC[6] pin */ #define AFIO_EXTICR2_EXTI6_PD ((uint16_t)0x0300) /*!< PD[6] pin */ #define AFIO_EXTICR2_EXTI6_PE ((uint16_t)0x0400) /*!< PE[6] pin */ #define AFIO_EXTICR2_EXTI6_PF ((uint16_t)0x0500) /*!< PF[6] pin */ #define AFIO_EXTICR2_EXTI6_PG ((uint16_t)0x0600) /*!< PG[6] pin */ /*!< EXTI7 configuration */ #define AFIO_EXTICR2_EXTI7_PA ((uint16_t)0x0000) /*!< PA[7] pin */ #define AFIO_EXTICR2_EXTI7_PB ((uint16_t)0x1000) /*!< PB[7] pin */ #define AFIO_EXTICR2_EXTI7_PC ((uint16_t)0x2000) /*!< PC[7] pin */ #define AFIO_EXTICR2_EXTI7_PD ((uint16_t)0x3000) /*!< PD[7] pin */ #define AFIO_EXTICR2_EXTI7_PE ((uint16_t)0x4000) /*!< PE[7] pin */ #define AFIO_EXTICR2_EXTI7_PF ((uint16_t)0x5000) /*!< PF[7] pin */ #define AFIO_EXTICR2_EXTI7_PG ((uint16_t)0x6000) /*!< PG[7] pin */ /***************** Bit definition for AFIO_EXTICR3 register *****************/ #define AFIO_EXTICR3_EXTI8 ((uint16_t)0x000F) /*!< EXTI 8 configuration */ #define AFIO_EXTICR3_EXTI9 ((uint16_t)0x00F0) /*!< EXTI 9 configuration */ #define AFIO_EXTICR3_EXTI10 ((uint16_t)0x0F00) /*!< EXTI 10 configuration */ #define AFIO_EXTICR3_EXTI11 ((uint16_t)0xF000) /*!< EXTI 11 configuration */ /*!< EXTI8 configuration */ #define AFIO_EXTICR3_EXTI8_PA ((uint16_t)0x0000) /*!< PA[8] pin */ #define AFIO_EXTICR3_EXTI8_PB ((uint16_t)0x0001) /*!< PB[8] pin */ #define AFIO_EXTICR3_EXTI8_PC ((uint16_t)0x0002) /*!< PC[8] pin */ #define AFIO_EXTICR3_EXTI8_PD ((uint16_t)0x0003) /*!< PD[8] pin */ #define AFIO_EXTICR3_EXTI8_PE ((uint16_t)0x0004) /*!< PE[8] pin */ #define AFIO_EXTICR3_EXTI8_PF ((uint16_t)0x0005) /*!< PF[8] pin */ #define AFIO_EXTICR3_EXTI8_PG ((uint16_t)0x0006) /*!< PG[8] pin */ /*!< EXTI9 configuration */ #define AFIO_EXTICR3_EXTI9_PA ((uint16_t)0x0000) /*!< PA[9] pin */ #define AFIO_EXTICR3_EXTI9_PB ((uint16_t)0x0010) /*!< PB[9] pin */ #define AFIO_EXTICR3_EXTI9_PC ((uint16_t)0x0020) /*!< PC[9] pin */ #define AFIO_EXTICR3_EXTI9_PD ((uint16_t)0x0030) /*!< PD[9] pin */ #define AFIO_EXTICR3_EXTI9_PE ((uint16_t)0x0040) /*!< PE[9] pin */ #define AFIO_EXTICR3_EXTI9_PF ((uint16_t)0x0050) /*!< PF[9] pin */ #define AFIO_EXTICR3_EXTI9_PG ((uint16_t)0x0060) /*!< PG[9] pin */ /*!< EXTI10 configuration */ #define AFIO_EXTICR3_EXTI10_PA ((uint16_t)0x0000) /*!< PA[10] pin */ #define AFIO_EXTICR3_EXTI10_PB ((uint16_t)0x0100) /*!< PB[10] pin */ #define AFIO_EXTICR3_EXTI10_PC ((uint16_t)0x0200) /*!< PC[10] pin */ #define AFIO_EXTICR3_EXTI10_PD ((uint16_t)0x0300) /*!< PD[10] pin */ #define AFIO_EXTICR3_EXTI10_PE ((uint16_t)0x0400) /*!< PE[10] pin */ #define AFIO_EXTICR3_EXTI10_PF ((uint16_t)0x0500) /*!< PF[10] pin */ #define AFIO_EXTICR3_EXTI10_PG ((uint16_t)0x0600) /*!< PG[10] pin */ /*!< EXTI11 configuration */ #define AFIO_EXTICR3_EXTI11_PA ((uint16_t)0x0000) /*!< PA[11] pin */ #define AFIO_EXTICR3_EXTI11_PB ((uint16_t)0x1000) /*!< PB[11] pin */ #define AFIO_EXTICR3_EXTI11_PC ((uint16_t)0x2000) /*!< PC[11] pin */ #define AFIO_EXTICR3_EXTI11_PD ((uint16_t)0x3000) /*!< PD[11] pin */ #define AFIO_EXTICR3_EXTI11_PE ((uint16_t)0x4000) /*!< PE[11] pin */ #define AFIO_EXTICR3_EXTI11_PF ((uint16_t)0x5000) /*!< PF[11] pin */ #define AFIO_EXTICR3_EXTI11_PG ((uint16_t)0x6000) /*!< PG[11] pin */ /***************** Bit definition for AFIO_EXTICR4 register *****************/ #define AFIO_EXTICR4_EXTI12 ((uint16_t)0x000F) /*!< EXTI 12 configuration */ #define AFIO_EXTICR4_EXTI13 ((uint16_t)0x00F0) /*!< EXTI 13 configuration */ #define AFIO_EXTICR4_EXTI14 ((uint16_t)0x0F00) /*!< EXTI 14 configuration */ #define AFIO_EXTICR4_EXTI15 ((uint16_t)0xF000) /*!< EXTI 15 configuration */ /* EXTI12 configuration */ #define AFIO_EXTICR4_EXTI12_PA ((uint16_t)0x0000) /*!< PA[12] pin */ #define AFIO_EXTICR4_EXTI12_PB ((uint16_t)0x0001) /*!< PB[12] pin */ #define AFIO_EXTICR4_EXTI12_PC ((uint16_t)0x0002) /*!< PC[12] pin */ #define AFIO_EXTICR4_EXTI12_PD ((uint16_t)0x0003) /*!< PD[12] pin */ #define AFIO_EXTICR4_EXTI12_PE ((uint16_t)0x0004) /*!< PE[12] pin */ #define AFIO_EXTICR4_EXTI12_PF ((uint16_t)0x0005) /*!< PF[12] pin */ #define AFIO_EXTICR4_EXTI12_PG ((uint16_t)0x0006) /*!< PG[12] pin */ /* EXTI13 configuration */ #define AFIO_EXTICR4_EXTI13_PA ((uint16_t)0x0000) /*!< PA[13] pin */ #define AFIO_EXTICR4_EXTI13_PB ((uint16_t)0x0010) /*!< PB[13] pin */ #define AFIO_EXTICR4_EXTI13_PC ((uint16_t)0x0020) /*!< PC[13] pin */ #define AFIO_EXTICR4_EXTI13_PD ((uint16_t)0x0030) /*!< PD[13] pin */ #define AFIO_EXTICR4_EXTI13_PE ((uint16_t)0x0040) /*!< PE[13] pin */ #define AFIO_EXTICR4_EXTI13_PF ((uint16_t)0x0050) /*!< PF[13] pin */ #define AFIO_EXTICR4_EXTI13_PG ((uint16_t)0x0060) /*!< PG[13] pin */ /*!< EXTI14 configuration */ #define AFIO_EXTICR4_EXTI14_PA ((uint16_t)0x0000) /*!< PA[14] pin */ #define AFIO_EXTICR4_EXTI14_PB ((uint16_t)0x0100) /*!< PB[14] pin */ #define AFIO_EXTICR4_EXTI14_PC ((uint16_t)0x0200) /*!< PC[14] pin */ #define AFIO_EXTICR4_EXTI14_PD ((uint16_t)0x0300) /*!< PD[14] pin */ #define AFIO_EXTICR4_EXTI14_PE ((uint16_t)0x0400) /*!< PE[14] pin */ #define AFIO_EXTICR4_EXTI14_PF ((uint16_t)0x0500) /*!< PF[14] pin */ #define AFIO_EXTICR4_EXTI14_PG ((uint16_t)0x0600) /*!< PG[14] pin */ /*!< EXTI15 configuration */ #define AFIO_EXTICR4_EXTI15_PA ((uint16_t)0x0000) /*!< PA[15] pin */ #define AFIO_EXTICR4_EXTI15_PB ((uint16_t)0x1000) /*!< PB[15] pin */ #define AFIO_EXTICR4_EXTI15_PC ((uint16_t)0x2000) /*!< PC[15] pin */ #define AFIO_EXTICR4_EXTI15_PD ((uint16_t)0x3000) /*!< PD[15] pin */ #define AFIO_EXTICR4_EXTI15_PE ((uint16_t)0x4000) /*!< PE[15] pin */ #define AFIO_EXTICR4_EXTI15_PF ((uint16_t)0x5000) /*!< PF[15] pin */ #define AFIO_EXTICR4_EXTI15_PG ((uint16_t)0x6000) /*!< PG[15] pin */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /****************** Bit definition for AFIO_MAPR2 register ******************/ #define AFIO_MAPR2_TIM15_REMAP ((uint32_t)0x00000001) /*!< TIM15 remapping */ #define AFIO_MAPR2_TIM16_REMAP ((uint32_t)0x00000002) /*!< TIM16 remapping */ #define AFIO_MAPR2_TIM17_REMAP ((uint32_t)0x00000004) /*!< TIM17 remapping */ #define AFIO_MAPR2_CEC_REMAP ((uint32_t)0x00000008) /*!< CEC remapping */ #define AFIO_MAPR2_TIM1_DMA_REMAP ((uint32_t)0x00000010) /*!< TIM1_DMA remapping */ #endif #ifdef STM32F10X_HD_VL #define AFIO_MAPR2_TIM13_REMAP ((uint32_t)0x00000100) /*!< TIM13 remapping */ #define AFIO_MAPR2_TIM14_REMAP ((uint32_t)0x00000200) /*!< TIM14 remapping */ #define AFIO_MAPR2_FSMC_NADV_REMAP ((uint32_t)0x00000400) /*!< FSMC NADV remapping */ #define AFIO_MAPR2_TIM67_DAC_DMA_REMAP ((uint32_t)0x00000800) /*!< TIM6/TIM7 and DAC DMA remapping */ #define AFIO_MAPR2_TIM12_REMAP ((uint32_t)0x00001000) /*!< TIM12 remapping */ #define AFIO_MAPR2_MISC_REMAP ((uint32_t)0x00002000) /*!< Miscellaneous remapping */ #endif #ifdef STM32F10X_XL /****************** Bit definition for AFIO_MAPR2 register ******************/ #define AFIO_MAPR2_TIM9_REMAP ((uint32_t)0x00000020) /*!< TIM9 remapping */ #define AFIO_MAPR2_TIM10_REMAP ((uint32_t)0x00000040) /*!< TIM10 remapping */ #define AFIO_MAPR2_TIM11_REMAP ((uint32_t)0x00000080) /*!< TIM11 remapping */ #define AFIO_MAPR2_TIM13_REMAP ((uint32_t)0x00000100) /*!< TIM13 remapping */ #define AFIO_MAPR2_TIM14_REMAP ((uint32_t)0x00000200) /*!< TIM14 remapping */ #define AFIO_MAPR2_FSMC_NADV_REMAP ((uint32_t)0x00000400) /*!< FSMC NADV remapping */ #endif /******************************************************************************/ /* */ /* SystemTick */ /* */ /******************************************************************************/ /***************** Bit definition for SysTick_CTRL register *****************/ #define SysTick_CTRL_ENABLE ((uint32_t)0x00000001) /*!< Counter enable */ #define SysTick_CTRL_TICKINT ((uint32_t)0x00000002) /*!< Counting down to 0 pends the SysTick handler */ #define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) /*!< Clock source */ #define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) /*!< Count Flag */ /***************** Bit definition for SysTick_LOAD register *****************/ #define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) /*!< Value to load into the SysTick Current Value Register when the counter reaches 0 */ /***************** Bit definition for SysTick_VAL register ******************/ #define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) /*!< Current value at the time the register is accessed */ /***************** Bit definition for SysTick_CALIB register ****************/ #define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) /*!< Reload value to use for 10ms timing */ #define SysTick_CALIB_SKEW ((uint32_t)0x40000000) /*!< Calibration value is not exactly 10 ms */ #define SysTick_CALIB_NOREF ((uint32_t)0x80000000) /*!< The reference clock is not provided */ /******************************************************************************/ /* */ /* Nested Vectored Interrupt Controller */ /* */ /******************************************************************************/ /****************** Bit definition for NVIC_ISER register *******************/ #define NVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt set enable bits */ #define NVIC_ISER_SETENA_0 ((uint32_t)0x00000001) /*!< bit 0 */ #define NVIC_ISER_SETENA_1 ((uint32_t)0x00000002) /*!< bit 1 */ #define NVIC_ISER_SETENA_2 ((uint32_t)0x00000004) /*!< bit 2 */ #define NVIC_ISER_SETENA_3 ((uint32_t)0x00000008) /*!< bit 3 */ #define NVIC_ISER_SETENA_4 ((uint32_t)0x00000010) /*!< bit 4 */ #define NVIC_ISER_SETENA_5 ((uint32_t)0x00000020) /*!< bit 5 */ #define NVIC_ISER_SETENA_6 ((uint32_t)0x00000040) /*!< bit 6 */ #define NVIC_ISER_SETENA_7 ((uint32_t)0x00000080) /*!< bit 7 */ #define NVIC_ISER_SETENA_8 ((uint32_t)0x00000100) /*!< bit 8 */ #define NVIC_ISER_SETENA_9 ((uint32_t)0x00000200) /*!< bit 9 */ #define NVIC_ISER_SETENA_10 ((uint32_t)0x00000400) /*!< bit 10 */ #define NVIC_ISER_SETENA_11 ((uint32_t)0x00000800) /*!< bit 11 */ #define NVIC_ISER_SETENA_12 ((uint32_t)0x00001000) /*!< bit 12 */ #define NVIC_ISER_SETENA_13 ((uint32_t)0x00002000) /*!< bit 13 */ #define NVIC_ISER_SETENA_14 ((uint32_t)0x00004000) /*!< bit 14 */ #define NVIC_ISER_SETENA_15 ((uint32_t)0x00008000) /*!< bit 15 */ #define NVIC_ISER_SETENA_16 ((uint32_t)0x00010000) /*!< bit 16 */ #define NVIC_ISER_SETENA_17 ((uint32_t)0x00020000) /*!< bit 17 */ #define NVIC_ISER_SETENA_18 ((uint32_t)0x00040000) /*!< bit 18 */ #define NVIC_ISER_SETENA_19 ((uint32_t)0x00080000) /*!< bit 19 */ #define NVIC_ISER_SETENA_20 ((uint32_t)0x00100000) /*!< bit 20 */ #define NVIC_ISER_SETENA_21 ((uint32_t)0x00200000) /*!< bit 21 */ #define NVIC_ISER_SETENA_22 ((uint32_t)0x00400000) /*!< bit 22 */ #define NVIC_ISER_SETENA_23 ((uint32_t)0x00800000) /*!< bit 23 */ #define NVIC_ISER_SETENA_24 ((uint32_t)0x01000000) /*!< bit 24 */ #define NVIC_ISER_SETENA_25 ((uint32_t)0x02000000) /*!< bit 25 */ #define NVIC_ISER_SETENA_26 ((uint32_t)0x04000000) /*!< bit 26 */ #define NVIC_ISER_SETENA_27 ((uint32_t)0x08000000) /*!< bit 27 */ #define NVIC_ISER_SETENA_28 ((uint32_t)0x10000000) /*!< bit 28 */ #define NVIC_ISER_SETENA_29 ((uint32_t)0x20000000) /*!< bit 29 */ #define NVIC_ISER_SETENA_30 ((uint32_t)0x40000000) /*!< bit 30 */ #define NVIC_ISER_SETENA_31 ((uint32_t)0x80000000) /*!< bit 31 */ /****************** Bit definition for NVIC_ICER register *******************/ #define NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-enable bits */ #define NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001) /*!< bit 0 */ #define NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002) /*!< bit 1 */ #define NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004) /*!< bit 2 */ #define NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008) /*!< bit 3 */ #define NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010) /*!< bit 4 */ #define NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020) /*!< bit 5 */ #define NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040) /*!< bit 6 */ #define NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080) /*!< bit 7 */ #define NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100) /*!< bit 8 */ #define NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200) /*!< bit 9 */ #define NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400) /*!< bit 10 */ #define NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800) /*!< bit 11 */ #define NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000) /*!< bit 12 */ #define NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000) /*!< bit 13 */ #define NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000) /*!< bit 14 */ #define NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000) /*!< bit 15 */ #define NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000) /*!< bit 16 */ #define NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000) /*!< bit 17 */ #define NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000) /*!< bit 18 */ #define NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000) /*!< bit 19 */ #define NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000) /*!< bit 20 */ #define NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000) /*!< bit 21 */ #define NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000) /*!< bit 22 */ #define NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000) /*!< bit 23 */ #define NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000) /*!< bit 24 */ #define NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000) /*!< bit 25 */ #define NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000) /*!< bit 26 */ #define NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000) /*!< bit 27 */ #define NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000) /*!< bit 28 */ #define NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000) /*!< bit 29 */ #define NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000) /*!< bit 30 */ #define NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000) /*!< bit 31 */ /****************** Bit definition for NVIC_ISPR register *******************/ #define NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt set-pending bits */ #define NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */ #define NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */ #define NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */ #define NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */ #define NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */ #define NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */ #define NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */ #define NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */ #define NVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */ #define NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */ #define NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */ #define NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */ #define NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */ #define NVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */ #define NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */ #define NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */ #define NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */ #define NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */ #define NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */ #define NVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */ #define NVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */ #define NVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */ #define NVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */ #define NVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */ #define NVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */ #define NVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */ #define NVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */ #define NVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */ #define NVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */ #define NVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */ #define NVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */ #define NVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */ /****************** Bit definition for NVIC_ICPR register *******************/ #define NVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-pending bits */ #define NVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */ #define NVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */ #define NVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */ #define NVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */ #define NVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */ #define NVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */ #define NVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */ #define NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */ #define NVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */ #define NVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */ #define NVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */ #define NVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */ #define NVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */ #define NVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */ #define NVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */ #define NVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */ #define NVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */ #define NVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */ #define NVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */ #define NVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */ #define NVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */ #define NVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */ #define NVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */ #define NVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */ #define NVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */ #define NVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */ #define NVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */ #define NVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */ #define NVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */ #define NVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */ #define NVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */ #define NVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */ /****************** Bit definition for NVIC_IABR register *******************/ #define NVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF) /*!< Interrupt active flags */ #define NVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001) /*!< bit 0 */ #define NVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002) /*!< bit 1 */ #define NVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004) /*!< bit 2 */ #define NVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008) /*!< bit 3 */ #define NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010) /*!< bit 4 */ #define NVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020) /*!< bit 5 */ #define NVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040) /*!< bit 6 */ #define NVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080) /*!< bit 7 */ #define NVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100) /*!< bit 8 */ #define NVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200) /*!< bit 9 */ #define NVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400) /*!< bit 10 */ #define NVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800) /*!< bit 11 */ #define NVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000) /*!< bit 12 */ #define NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000) /*!< bit 13 */ #define NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000) /*!< bit 14 */ #define NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000) /*!< bit 15 */ #define NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000) /*!< bit 16 */ #define NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000) /*!< bit 17 */ #define NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000) /*!< bit 18 */ #define NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000) /*!< bit 19 */ #define NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000) /*!< bit 20 */ #define NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000) /*!< bit 21 */ #define NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000) /*!< bit 22 */ #define NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000) /*!< bit 23 */ #define NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000) /*!< bit 24 */ #define NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000) /*!< bit 25 */ #define NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000) /*!< bit 26 */ #define NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000) /*!< bit 27 */ #define NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000) /*!< bit 28 */ #define NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000) /*!< bit 29 */ #define NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000) /*!< bit 30 */ #define NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000) /*!< bit 31 */ /****************** Bit definition for NVIC_PRI0 register *******************/ #define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) /*!< Priority of interrupt 0 */ #define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 1 */ #define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 2 */ #define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) /*!< Priority of interrupt 3 */ /****************** Bit definition for NVIC_PRI1 register *******************/ #define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) /*!< Priority of interrupt 4 */ #define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 5 */ #define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 6 */ #define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) /*!< Priority of interrupt 7 */ /****************** Bit definition for NVIC_PRI2 register *******************/ #define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) /*!< Priority of interrupt 8 */ #define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 9 */ #define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 10 */ #define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) /*!< Priority of interrupt 11 */ /****************** Bit definition for NVIC_PRI3 register *******************/ #define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) /*!< Priority of interrupt 12 */ #define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 13 */ #define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 14 */ #define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) /*!< Priority of interrupt 15 */ /****************** Bit definition for NVIC_PRI4 register *******************/ #define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) /*!< Priority of interrupt 16 */ #define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 17 */ #define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 18 */ #define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) /*!< Priority of interrupt 19 */ /****************** Bit definition for NVIC_PRI5 register *******************/ #define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) /*!< Priority of interrupt 20 */ #define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 21 */ #define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 22 */ #define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) /*!< Priority of interrupt 23 */ /****************** Bit definition for NVIC_PRI6 register *******************/ #define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) /*!< Priority of interrupt 24 */ #define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 25 */ #define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 26 */ #define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) /*!< Priority of interrupt 27 */ /****************** Bit definition for NVIC_PRI7 register *******************/ #define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) /*!< Priority of interrupt 28 */ #define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 29 */ #define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 30 */ #define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) /*!< Priority of interrupt 31 */ /****************** Bit definition for SCB_CPUID register *******************/ #define SCB_CPUID_REVISION ((uint32_t)0x0000000F) /*!< Implementation defined revision number */ #define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) /*!< Number of processor within family */ #define SCB_CPUID_Constant ((uint32_t)0x000F0000) /*!< Reads as 0x0F */ #define SCB_CPUID_VARIANT ((uint32_t)0x00F00000) /*!< Implementation defined variant number */ #define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) /*!< Implementer code. ARM is 0x41 */ /******************* Bit definition for SCB_ICSR register *******************/ #define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) /*!< Active ISR number field */ #define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800) /*!< All active exceptions minus the IPSR_current_exception yields the empty set */ #define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) /*!< Pending ISR number field */ #define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000) /*!< Interrupt pending flag */ #define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) /*!< It indicates that a pending interrupt becomes active in the next running cycle */ #define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) /*!< Clear pending SysTick bit */ #define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000) /*!< Set pending SysTick bit */ #define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) /*!< Clear pending pendSV bit */ #define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000) /*!< Set pending pendSV bit */ #define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) /*!< Set pending NMI bit */ /******************* Bit definition for SCB_VTOR register *******************/ #define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) /*!< Vector table base offset field */ #define SCB_VTOR_TBLBASE ((uint32_t)0x20000000) /*!< Table base in code(0) or RAM(1) */ /*!<***************** Bit definition for SCB_AIRCR register *******************/ #define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001) /*!< System Reset bit */ #define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) /*!< Clear active vector bit */ #define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) /*!< Requests chip control logic to generate a reset */ #define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) /*!< PRIGROUP[2:0] bits (Priority group) */ #define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) /*!< Bit 2 */ /* prority group configuration */ #define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) /*!< Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */ #define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) /*!< Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */ #define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) /*!< Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */ #define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) /*!< Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */ #define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) /*!< Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */ #define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) /*!< Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */ #define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) /*!< Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */ #define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) /*!< Priority group=7 (no pre-emption priority, 8 bits of subpriority) */ #define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) /*!< Data endianness bit */ #define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) /*!< Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */ /******************* Bit definition for SCB_SCR register ********************/ #define SCB_SCR_SLEEPONEXIT ((uint8_t)0x02) /*!< Sleep on exit bit */ #define SCB_SCR_SLEEPDEEP ((uint8_t)0x04) /*!< Sleep deep bit */ #define SCB_SCR_SEVONPEND ((uint8_t)0x10) /*!< Wake up from WFE */ /******************** Bit definition for SCB_CCR register *******************/ #define SCB_CCR_NONBASETHRDENA ((uint16_t)0x0001) /*!< Thread mode can be entered from any level in Handler mode by controlled return value */ #define SCB_CCR_USERSETMPEND ((uint16_t)0x0002) /*!< Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */ #define SCB_CCR_UNALIGN_TRP ((uint16_t)0x0008) /*!< Trap for unaligned access */ #define SCB_CCR_DIV_0_TRP ((uint16_t)0x0010) /*!< Trap on Divide by 0 */ #define SCB_CCR_BFHFNMIGN ((uint16_t)0x0100) /*!< Handlers running at priority -1 and -2 */ #define SCB_CCR_STKALIGN ((uint16_t)0x0200) /*!< On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */ /******************* Bit definition for SCB_SHPR register ********************/ #define SCB_SHPR_PRI_N ((uint32_t)0x000000FF) /*!< Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */ #define SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00) /*!< Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */ #define SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000) /*!< Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */ #define SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000) /*!< Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */ /****************** Bit definition for SCB_SHCSR register *******************/ #define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) /*!< MemManage is active */ #define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) /*!< BusFault is active */ #define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) /*!< UsageFault is active */ #define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) /*!< SVCall is active */ #define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) /*!< Monitor is active */ #define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) /*!< PendSV is active */ #define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) /*!< SysTick is active */ #define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) /*!< Usage Fault is pended */ #define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) /*!< MemManage is pended */ #define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) /*!< Bus Fault is pended */ #define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) /*!< SVCall is pended */ #define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) /*!< MemManage enable */ #define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) /*!< Bus Fault enable */ #define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) /*!< UsageFault enable */ /******************* Bit definition for SCB_CFSR register *******************/ /*!< MFSR */ #define SCB_CFSR_IACCVIOL ((uint32_t)0x00000001) /*!< Instruction access violation */ #define SCB_CFSR_DACCVIOL ((uint32_t)0x00000002) /*!< Data access violation */ #define SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008) /*!< Unstacking error */ #define SCB_CFSR_MSTKERR ((uint32_t)0x00000010) /*!< Stacking error */ #define SCB_CFSR_MMARVALID ((uint32_t)0x00000080) /*!< Memory Manage Address Register address valid flag */ /*!< BFSR */ #define SCB_CFSR_IBUSERR ((uint32_t)0x00000100) /*!< Instruction bus error flag */ #define SCB_CFSR_PRECISERR ((uint32_t)0x00000200) /*!< Precise data bus error */ #define SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400) /*!< Imprecise data bus error */ #define SCB_CFSR_UNSTKERR ((uint32_t)0x00000800) /*!< Unstacking error */ #define SCB_CFSR_STKERR ((uint32_t)0x00001000) /*!< Stacking error */ #define SCB_CFSR_BFARVALID ((uint32_t)0x00008000) /*!< Bus Fault Address Register address valid flag */ /*!< UFSR */ #define SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000) /*!< The processor attempt to execute an undefined instruction */ #define SCB_CFSR_INVSTATE ((uint32_t)0x00020000) /*!< Invalid combination of EPSR and instruction */ #define SCB_CFSR_INVPC ((uint32_t)0x00040000) /*!< Attempt to load EXC_RETURN into pc illegally */ #define SCB_CFSR_NOCP ((uint32_t)0x00080000) /*!< Attempt to use a coprocessor instruction */ #define SCB_CFSR_UNALIGNED ((uint32_t)0x01000000) /*!< Fault occurs when there is an attempt to make an unaligned memory access */ #define SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000) /*!< Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */ /******************* Bit definition for SCB_HFSR register *******************/ #define SCB_HFSR_VECTTBL ((uint32_t)0x00000002) /*!< Fault occurs because of vector table read on exception processing */ #define SCB_HFSR_FORCED ((uint32_t)0x40000000) /*!< Hard Fault activated when a configurable Fault was received and cannot activate */ #define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) /*!< Fault related to debug */ /******************* Bit definition for SCB_DFSR register *******************/ #define SCB_DFSR_HALTED ((uint8_t)0x01) /*!< Halt request flag */ #define SCB_DFSR_BKPT ((uint8_t)0x02) /*!< BKPT flag */ #define SCB_DFSR_DWTTRAP ((uint8_t)0x04) /*!< Data Watchpoint and Trace (DWT) flag */ #define SCB_DFSR_VCATCH ((uint8_t)0x08) /*!< Vector catch flag */ #define SCB_DFSR_EXTERNAL ((uint8_t)0x10) /*!< External debug request flag */ /******************* Bit definition for SCB_MMFAR register ******************/ #define SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Mem Manage fault address field */ /******************* Bit definition for SCB_BFAR register *******************/ #define SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Bus fault address field */ /******************* Bit definition for SCB_afsr register *******************/ #define SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF) /*!< Implementation defined */ /******************************************************************************/ /* */ /* External Interrupt/Event Controller */ /* */ /******************************************************************************/ /******************* Bit definition for EXTI_IMR register *******************/ #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */ #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */ #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */ #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */ #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */ #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */ #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */ #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */ #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */ #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */ #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */ #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */ #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */ #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */ #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */ #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */ #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */ #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */ #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */ #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */ /******************* Bit definition for EXTI_EMR register *******************/ #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */ #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */ #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */ #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */ #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */ #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */ #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */ #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */ #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */ #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */ #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */ #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */ #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */ #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */ #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */ #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */ #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */ #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */ #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */ #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */ /****************** Bit definition for EXTI_RTSR register *******************/ #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */ #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */ #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */ #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */ #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */ #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */ #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */ #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */ #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */ #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */ #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */ #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */ #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */ #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */ #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */ #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */ #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */ #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */ #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */ #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */ /****************** Bit definition for EXTI_FTSR register *******************/ #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */ #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */ #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */ #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */ #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */ #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */ #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */ #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */ #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */ #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */ #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */ #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */ #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */ #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */ #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */ #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */ #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */ #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */ #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */ #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */ /****************** Bit definition for EXTI_SWIER register ******************/ #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */ #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */ #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */ #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */ #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */ #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */ #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */ #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */ #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */ #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */ #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */ #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */ #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */ #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */ #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */ #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */ #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */ #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */ #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */ #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */ /******************* Bit definition for EXTI_PR register ********************/ #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */ #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */ #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */ #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */ #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */ #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */ #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */ #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */ #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */ #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */ #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */ #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */ #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */ #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */ #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */ #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */ #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */ #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */ #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */ #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */ /******************************************************************************/ /* */ /* DMA Controller */ /* */ /******************************************************************************/ /******************* Bit definition for DMA_ISR register ********************/ #define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt flag */ #define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete flag */ #define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer flag */ #define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error flag */ #define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt flag */ #define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete flag */ #define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer flag */ #define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error flag */ #define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt flag */ #define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete flag */ #define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer flag */ #define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error flag */ #define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt flag */ #define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete flag */ #define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer flag */ #define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error flag */ #define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt flag */ #define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete flag */ #define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer flag */ #define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error flag */ #define DMA_ISR_GIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt flag */ #define DMA_ISR_TCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete flag */ #define DMA_ISR_HTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer flag */ #define DMA_ISR_TEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error flag */ #define DMA_ISR_GIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt flag */ #define DMA_ISR_TCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete flag */ #define DMA_ISR_HTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer flag */ #define DMA_ISR_TEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error flag */ /******************* Bit definition for DMA_IFCR register *******************/ #define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt clear */ #define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete clear */ #define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer clear */ #define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error clear */ #define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt clear */ #define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete clear */ #define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer clear */ #define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error clear */ #define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt clear */ #define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete clear */ #define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer clear */ #define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error clear */ #define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt clear */ #define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete clear */ #define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer clear */ #define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error clear */ #define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt clear */ #define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete clear */ #define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer clear */ #define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error clear */ #define DMA_IFCR_CGIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt clear */ #define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete clear */ #define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer clear */ #define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error clear */ #define DMA_IFCR_CGIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt clear */ #define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete clear */ #define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer clear */ #define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error clear */ /******************* Bit definition for DMA_CCR1 register *******************/ #define DMA_CCR1_EN ((uint16_t)0x0001) /*!< Channel enable*/ #define DMA_CCR1_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR1_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR1_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR1_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR1_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR1_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR1_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR1_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR1_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR1_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR1_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR1_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR1_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR1_PL ((uint16_t)0x3000) /*!< PL[1:0] bits(Channel Priority level) */ #define DMA_CCR1_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR1_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR1_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */ /******************* Bit definition for DMA_CCR2 register *******************/ #define DMA_CCR2_EN ((uint16_t)0x0001) /*!< Channel enable */ #define DMA_CCR2_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR2_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR2_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR2_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR2_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR2_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR2_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR2_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR2_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR2_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR2_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR2_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR2_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR2_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */ #define DMA_CCR2_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR2_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR2_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */ /******************* Bit definition for DMA_CCR3 register *******************/ #define DMA_CCR3_EN ((uint16_t)0x0001) /*!< Channel enable */ #define DMA_CCR3_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR3_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR3_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR3_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR3_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR3_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR3_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR3_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR3_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR3_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR3_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR3_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR3_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR3_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */ #define DMA_CCR3_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR3_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR3_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */ /*!<****************** Bit definition for DMA_CCR4 register *******************/ #define DMA_CCR4_EN ((uint16_t)0x0001) /*!< Channel enable */ #define DMA_CCR4_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR4_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR4_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR4_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR4_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR4_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR4_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR4_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR4_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR4_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR4_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR4_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR4_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR4_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */ #define DMA_CCR4_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR4_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR4_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */ /****************** Bit definition for DMA_CCR5 register *******************/ #define DMA_CCR5_EN ((uint16_t)0x0001) /*!< Channel enable */ #define DMA_CCR5_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR5_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR5_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR5_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR5_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR5_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR5_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR5_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR5_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR5_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR5_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR5_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR5_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR5_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */ #define DMA_CCR5_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR5_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR5_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode enable */ /******************* Bit definition for DMA_CCR6 register *******************/ #define DMA_CCR6_EN ((uint16_t)0x0001) /*!< Channel enable */ #define DMA_CCR6_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR6_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR6_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR6_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR6_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR6_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR6_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR6_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR6_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR6_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR6_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR6_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR6_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR6_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */ #define DMA_CCR6_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR6_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR6_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */ /******************* Bit definition for DMA_CCR7 register *******************/ #define DMA_CCR7_EN ((uint16_t)0x0001) /*!< Channel enable */ #define DMA_CCR7_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */ #define DMA_CCR7_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */ #define DMA_CCR7_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */ #define DMA_CCR7_DIR ((uint16_t)0x0010) /*!< Data transfer direction */ #define DMA_CCR7_CIRC ((uint16_t)0x0020) /*!< Circular mode */ #define DMA_CCR7_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */ #define DMA_CCR7_MINC ((uint16_t)0x0080) /*!< Memory increment mode */ #define DMA_CCR7_PSIZE , ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */ #define DMA_CCR7_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define DMA_CCR7_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define DMA_CCR7_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */ #define DMA_CCR7_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define DMA_CCR7_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define DMA_CCR7_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */ #define DMA_CCR7_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define DMA_CCR7_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define DMA_CCR7_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode enable */ /****************** Bit definition for DMA_CNDTR1 register ******************/ #define DMA_CNDTR1_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CNDTR2 register ******************/ #define DMA_CNDTR2_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CNDTR3 register ******************/ #define DMA_CNDTR3_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CNDTR4 register ******************/ #define DMA_CNDTR4_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CNDTR5 register ******************/ #define DMA_CNDTR5_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CNDTR6 register ******************/ #define DMA_CNDTR6_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CNDTR7 register ******************/ #define DMA_CNDTR7_NDT ((uint16_t)0xFFFF) /*!< Number of data to Transfer */ /****************** Bit definition for DMA_CPAR1 register *******************/ #define DMA_CPAR1_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CPAR2 register *******************/ #define DMA_CPAR2_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CPAR3 register *******************/ #define DMA_CPAR3_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CPAR4 register *******************/ #define DMA_CPAR4_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CPAR5 register *******************/ #define DMA_CPAR5_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CPAR6 register *******************/ #define DMA_CPAR6_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CPAR7 register *******************/ #define DMA_CPAR7_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ /****************** Bit definition for DMA_CMAR1 register *******************/ #define DMA_CMAR1_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /****************** Bit definition for DMA_CMAR2 register *******************/ #define DMA_CMAR2_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /****************** Bit definition for DMA_CMAR3 register *******************/ #define DMA_CMAR3_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /****************** Bit definition for DMA_CMAR4 register *******************/ #define DMA_CMAR4_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /****************** Bit definition for DMA_CMAR5 register *******************/ #define DMA_CMAR5_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /****************** Bit definition for DMA_CMAR6 register *******************/ #define DMA_CMAR6_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /****************** Bit definition for DMA_CMAR7 register *******************/ #define DMA_CMAR7_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ /******************************************************************************/ /* */ /* Analog to Digital Converter */ /* */ /******************************************************************************/ /******************** Bit definition for ADC_SR register ********************/ #define ADC_SR_AWD ((uint8_t)0x01) /*!< Analog watchdog flag */ #define ADC_SR_EOC ((uint8_t)0x02) /*!< End of conversion */ #define ADC_SR_JEOC ((uint8_t)0x04) /*!< Injected channel end of conversion */ #define ADC_SR_JSTRT ((uint8_t)0x08) /*!< Injected channel Start flag */ #define ADC_SR_STRT ((uint8_t)0x10) /*!< Regular channel Start flag */ /******************* Bit definition for ADC_CR1 register ********************/ #define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */ #define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!< Interrupt enable for EOC */ #define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!< Analog Watchdog interrupt enable */ #define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!< Interrupt enable for injected channels */ #define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!< Scan mode */ #define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!< Enable the watchdog on a single channel in scan mode */ #define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!< Automatic injected group conversion */ #define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!< Discontinuous mode on regular channels */ #define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!< Discontinuous mode on injected channels */ #define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!< DISCNUM[2:0] bits (Discontinuous mode channel count) */ #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!< Bit 0 */ #define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!< Bit 1 */ #define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!< Bit 2 */ #define ADC_CR1_DUALMOD ((uint32_t)0x000F0000) /*!< DUALMOD[3:0] bits (Dual mode selection) */ #define ADC_CR1_DUALMOD_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define ADC_CR1_DUALMOD_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define ADC_CR1_DUALMOD_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define ADC_CR1_DUALMOD_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!< Analog watchdog enable on injected channels */ #define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!< Analog watchdog enable on regular channels */ /******************* Bit definition for ADC_CR2 register ********************/ #define ADC_CR2_ADON ((uint32_t)0x00000001) /*!< A/D Converter ON / OFF */ #define ADC_CR2_CONT ((uint32_t)0x00000002) /*!< Continuous Conversion */ #define ADC_CR2_CAL ((uint32_t)0x00000004) /*!< A/D Calibration */ #define ADC_CR2_RSTCAL ((uint32_t)0x00000008) /*!< Reset Calibration */ #define ADC_CR2_DMA ((uint32_t)0x00000100) /*!< Direct Memory access mode */ #define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!< Data Alignment */ #define ADC_CR2_JEXTSEL ((uint32_t)0x00007000) /*!< JEXTSEL[2:0] bits (External event select for injected group) */ #define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000) /*!< Bit 0 */ #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000) /*!< Bit 1 */ #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000) /*!< Bit 2 */ #define ADC_CR2_JEXTTRIG ((uint32_t)0x00008000) /*!< External Trigger Conversion mode for injected channels */ #define ADC_CR2_EXTSEL ((uint32_t)0x000E0000) /*!< EXTSEL[2:0] bits (External Event Select for regular group) */ #define ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000) /*!< Bit 0 */ #define ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000) /*!< Bit 1 */ #define ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000) /*!< Bit 2 */ #define ADC_CR2_EXTTRIG ((uint32_t)0x00100000) /*!< External Trigger Conversion mode for regular channels */ #define ADC_CR2_JSWSTART ((uint32_t)0x00200000) /*!< Start Conversion of injected channels */ #define ADC_CR2_SWSTART ((uint32_t)0x00400000) /*!< Start Conversion of regular channels */ #define ADC_CR2_TSVREFE ((uint32_t)0x00800000) /*!< Temperature Sensor and VREFINT Enable */ /****************** Bit definition for ADC_SMPR1 register *******************/ #define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!< SMP10[2:0] bits (Channel 10 Sample time selection) */ #define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!< SMP11[2:0] bits (Channel 11 Sample time selection) */ #define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!< Bit 0 */ #define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!< Bit 1 */ #define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!< Bit 2 */ #define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!< SMP12[2:0] bits (Channel 12 Sample time selection) */ #define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!< Bit 1 */ #define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!< Bit 2 */ #define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!< SMP13[2:0] bits (Channel 13 Sample time selection) */ #define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!< Bit 0 */ #define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!< Bit 1 */ #define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!< Bit 2 */ #define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!< SMP14[2:0] bits (Channel 14 Sample time selection) */ #define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!< Bit 0 */ #define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!< Bit 1 */ #define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!< Bit 2 */ #define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!< SMP15[2:0] bits (Channel 15 Sample time selection) */ #define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!< Bit 0 */ #define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!< Bit 1 */ #define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!< Bit 2 */ #define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!< SMP16[2:0] bits (Channel 16 Sample time selection) */ #define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!< Bit 0 */ #define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!< Bit 1 */ #define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!< Bit 2 */ #define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!< SMP17[2:0] bits (Channel 17 Sample time selection) */ #define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!< Bit 0 */ #define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!< Bit 1 */ #define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!< Bit 2 */ /****************** Bit definition for ADC_SMPR2 register *******************/ #define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!< SMP0[2:0] bits (Channel 0 Sample time selection) */ #define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!< SMP1[2:0] bits (Channel 1 Sample time selection) */ #define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!< Bit 0 */ #define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!< Bit 1 */ #define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!< Bit 2 */ #define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!< SMP2[2:0] bits (Channel 2 Sample time selection) */ #define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!< Bit 1 */ #define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!< Bit 2 */ #define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!< SMP3[2:0] bits (Channel 3 Sample time selection) */ #define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!< Bit 0 */ #define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!< Bit 1 */ #define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!< Bit 2 */ #define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!< SMP4[2:0] bits (Channel 4 Sample time selection) */ #define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!< Bit 0 */ #define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!< Bit 1 */ #define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!< Bit 2 */ #define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!< SMP5[2:0] bits (Channel 5 Sample time selection) */ #define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!< Bit 0 */ #define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!< Bit 1 */ #define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!< Bit 2 */ #define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!< SMP6[2:0] bits (Channel 6 Sample time selection) */ #define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!< Bit 0 */ #define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!< Bit 1 */ #define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!< Bit 2 */ #define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!< SMP7[2:0] bits (Channel 7 Sample time selection) */ #define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!< Bit 0 */ #define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!< Bit 1 */ #define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!< Bit 2 */ #define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!< SMP8[2:0] bits (Channel 8 Sample time selection) */ #define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!< SMP9[2:0] bits (Channel 9 Sample time selection) */ #define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!< Bit 0 */ #define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!< Bit 1 */ #define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!< Bit 2 */ /****************** Bit definition for ADC_JOFR1 register *******************/ #define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 1 */ /****************** Bit definition for ADC_JOFR2 register *******************/ #define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 2 */ /****************** Bit definition for ADC_JOFR3 register *******************/ #define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 3 */ /****************** Bit definition for ADC_JOFR4 register *******************/ #define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 4 */ /******************* Bit definition for ADC_HTR register ********************/ #define ADC_HTR_HT ((uint16_t)0x0FFF) /*!< Analog watchdog high threshold */ /******************* Bit definition for ADC_LTR register ********************/ #define ADC_LTR_LT ((uint16_t)0x0FFF) /*!< Analog watchdog low threshold */ /******************* Bit definition for ADC_SQR1 register *******************/ #define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!< SQ13[4:0] bits (13th conversion in regular sequence) */ #define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!< SQ14[4:0] bits (14th conversion in regular sequence) */ #define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!< Bit 0 */ #define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!< Bit 1 */ #define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!< Bit 2 */ #define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!< Bit 3 */ #define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!< Bit 4 */ #define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!< SQ15[4:0] bits (15th conversion in regular sequence) */ #define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!< SQ16[4:0] bits (16th conversion in regular sequence) */ #define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!< Bit 0 */ #define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!< Bit 1 */ #define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!< Bit 2 */ #define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!< Bit 3 */ #define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!< Bit 4 */ #define ADC_SQR1_L ((uint32_t)0x00F00000) /*!< L[3:0] bits (Regular channel sequence length) */ #define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!< Bit 3 */ /******************* Bit definition for ADC_SQR2 register *******************/ #define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!< SQ7[4:0] bits (7th conversion in regular sequence) */ #define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!< SQ8[4:0] bits (8th conversion in regular sequence) */ #define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!< Bit 0 */ #define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!< Bit 1 */ #define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!< Bit 2 */ #define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!< Bit 3 */ #define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!< Bit 4 */ #define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!< SQ9[4:0] bits (9th conversion in regular sequence) */ #define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!< SQ10[4:0] bits (10th conversion in regular sequence) */ #define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!< Bit 0 */ #define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!< Bit 1 */ #define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!< Bit 2 */ #define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!< Bit 3 */ #define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!< Bit 4 */ #define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!< SQ11[4:0] bits (11th conversion in regular sequence) */ #define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!< Bit 4 */ #define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!< SQ12[4:0] bits (12th conversion in regular sequence) */ #define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!< Bit 0 */ #define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!< Bit 1 */ #define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!< Bit 2 */ #define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!< Bit 3 */ #define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!< Bit 4 */ /******************* Bit definition for ADC_SQR3 register *******************/ #define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!< SQ1[4:0] bits (1st conversion in regular sequence) */ #define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!< SQ2[4:0] bits (2nd conversion in regular sequence) */ #define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!< Bit 0 */ #define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!< Bit 1 */ #define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!< Bit 2 */ #define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!< Bit 3 */ #define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!< Bit 4 */ #define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!< SQ3[4:0] bits (3rd conversion in regular sequence) */ #define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!< SQ4[4:0] bits (4th conversion in regular sequence) */ #define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!< Bit 0 */ #define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!< Bit 1 */ #define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!< Bit 2 */ #define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!< Bit 3 */ #define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!< Bit 4 */ #define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!< SQ5[4:0] bits (5th conversion in regular sequence) */ #define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!< Bit 4 */ #define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!< SQ6[4:0] bits (6th conversion in regular sequence) */ #define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!< Bit 0 */ #define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!< Bit 1 */ #define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!< Bit 2 */ #define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!< Bit 3 */ #define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!< Bit 4 */ /******************* Bit definition for ADC_JSQR register *******************/ #define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!< JSQ1[4:0] bits (1st conversion in injected sequence) */ #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!< JSQ2[4:0] bits (2nd conversion in injected sequence) */ #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!< Bit 0 */ #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!< Bit 1 */ #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!< Bit 2 */ #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!< Bit 3 */ #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!< Bit 4 */ #define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!< JSQ3[4:0] bits (3rd conversion in injected sequence) */ #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!< JSQ4[4:0] bits (4th conversion in injected sequence) */ #define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!< Bit 0 */ #define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!< Bit 1 */ #define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!< Bit 2 */ #define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!< Bit 3 */ #define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!< Bit 4 */ #define ADC_JSQR_JL ((uint32_t)0x00300000) /*!< JL[1:0] bits (Injected Sequence length) */ #define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!< Bit 1 */ /******************* Bit definition for ADC_JDR1 register *******************/ #define ADC_JDR1_JDATA ((uint16_t)0xFFFF) /*!< Injected data */ /******************* Bit definition for ADC_JDR2 register *******************/ #define ADC_JDR2_JDATA ((uint16_t)0xFFFF) /*!< Injected data */ /******************* Bit definition for ADC_JDR3 register *******************/ #define ADC_JDR3_JDATA ((uint16_t)0xFFFF) /*!< Injected data */ /******************* Bit definition for ADC_JDR4 register *******************/ #define ADC_JDR4_JDATA ((uint16_t)0xFFFF) /*!< Injected data */ /******************** Bit definition for ADC_DR register ********************/ #define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!< Regular data */ #define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!< ADC2 data */ /******************************************************************************/ /* */ /* Digital to Analog Converter */ /* */ /******************************************************************************/ /******************** Bit definition for DAC_CR register ********************/ #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!< DAC channel1 enable */ #define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!< DAC channel1 output buffer disable */ #define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!< DAC channel1 Trigger enable */ #define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */ #define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!< Bit 0 */ #define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!< Bit 1 */ #define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!< Bit 2 */ #define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */ #define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!< Bit 1 */ #define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */ #define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!< DAC channel1 DMA enable */ #define DAC_CR_EN2 ((uint32_t)0x00010000) /*!< DAC channel2 enable */ #define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!< DAC channel2 output buffer disable */ #define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!< DAC channel2 Trigger enable */ #define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */ #define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!< Bit 0 */ #define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!< Bit 1 */ #define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!< Bit 2 */ #define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */ #define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!< Bit 0 */ #define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!< Bit 1 */ #define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */ #define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!< DAC channel2 DMA enabled */ /***************** Bit definition for DAC_SWTRIGR register ******************/ #define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01) /*!< DAC channel1 software trigger */ #define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02) /*!< DAC channel2 software trigger */ /***************** Bit definition for DAC_DHR12R1 register ******************/ #define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) /*!< DAC channel1 12-bit Right aligned data */ /***************** Bit definition for DAC_DHR12L1 register ******************/ #define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) /*!< DAC channel1 12-bit Left aligned data */ /****************** Bit definition for DAC_DHR8R1 register ******************/ #define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) /*!< DAC channel1 8-bit Right aligned data */ /***************** Bit definition for DAC_DHR12R2 register ******************/ #define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) /*!< DAC channel2 12-bit Right aligned data */ /***************** Bit definition for DAC_DHR12L2 register ******************/ #define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) /*!< DAC channel2 12-bit Left aligned data */ /****************** Bit definition for DAC_DHR8R2 register ******************/ #define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) /*!< DAC channel2 8-bit Right aligned data */ /***************** Bit definition for DAC_DHR12RD register ******************/ #define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!< DAC channel1 12-bit Right aligned data */ #define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!< DAC channel2 12-bit Right aligned data */ /***************** Bit definition for DAC_DHR12LD register ******************/ #define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!< DAC channel1 12-bit Left aligned data */ #define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!< DAC channel2 12-bit Left aligned data */ /****************** Bit definition for DAC_DHR8RD register ******************/ #define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF) /*!< DAC channel1 8-bit Right aligned data */ #define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00) /*!< DAC channel2 8-bit Right aligned data */ /******************* Bit definition for DAC_DOR1 register *******************/ #define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF) /*!< DAC channel1 data output */ /******************* Bit definition for DAC_DOR2 register *******************/ #define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF) /*!< DAC channel2 data output */ /******************** Bit definition for DAC_SR register ********************/ #define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!< DAC channel1 DMA underrun flag */ #define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!< DAC channel2 DMA underrun flag */ /******************************************************************************/ /* */ /* CEC */ /* */ /******************************************************************************/ /******************** Bit definition for CEC_CFGR register ******************/ #define CEC_CFGR_PE ((uint16_t)0x0001) /*!< Peripheral Enable */ #define CEC_CFGR_IE ((uint16_t)0x0002) /*!< Interrupt Enable */ #define CEC_CFGR_BTEM ((uint16_t)0x0004) /*!< Bit Timing Error Mode */ #define CEC_CFGR_BPEM ((uint16_t)0x0008) /*!< Bit Period Error Mode */ /******************** Bit definition for CEC_OAR register ******************/ #define CEC_OAR_OA ((uint16_t)0x000F) /*!< OA[3:0]: Own Address */ #define CEC_OAR_OA_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define CEC_OAR_OA_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define CEC_OAR_OA_2 ((uint16_t)0x0004) /*!< Bit 2 */ #define CEC_OAR_OA_3 ((uint16_t)0x0008) /*!< Bit 3 */ /******************** Bit definition for CEC_PRES register ******************/ #define CEC_PRES_PRES ((uint16_t)0x3FFF) /*!< Prescaler Counter Value */ /******************** Bit definition for CEC_ESR register ******************/ #define CEC_ESR_BTE ((uint16_t)0x0001) /*!< Bit Timing Error */ #define CEC_ESR_BPE ((uint16_t)0x0002) /*!< Bit Period Error */ #define CEC_ESR_RBTFE ((uint16_t)0x0004) /*!< Rx Block Transfer Finished Error */ #define CEC_ESR_SBE ((uint16_t)0x0008) /*!< Start Bit Error */ #define CEC_ESR_ACKE ((uint16_t)0x0010) /*!< Block Acknowledge Error */ #define CEC_ESR_LINE ((uint16_t)0x0020) /*!< Line Error */ #define CEC_ESR_TBTFE ((uint16_t)0x0040) /*!< Tx Block Transfer Finished Error */ /******************** Bit definition for CEC_CSR register ******************/ #define CEC_CSR_TSOM ((uint16_t)0x0001) /*!< Tx Start Of Message */ #define CEC_CSR_TEOM ((uint16_t)0x0002) /*!< Tx End Of Message */ #define CEC_CSR_TERR ((uint16_t)0x0004) /*!< Tx Error */ #define CEC_CSR_TBTRF ((uint16_t)0x0008) /*!< Tx Byte Transfer Request or Block Transfer Finished */ #define CEC_CSR_RSOM ((uint16_t)0x0010) /*!< Rx Start Of Message */ #define CEC_CSR_REOM ((uint16_t)0x0020) /*!< Rx End Of Message */ #define CEC_CSR_RERR ((uint16_t)0x0040) /*!< Rx Error */ #define CEC_CSR_RBTF ((uint16_t)0x0080) /*!< Rx Block Transfer Finished */ /******************** Bit definition for CEC_TXD register ******************/ #define CEC_TXD_TXD ((uint16_t)0x00FF) /*!< Tx Data register */ /******************** Bit definition for CEC_RXD register ******************/ #define CEC_RXD_RXD ((uint16_t)0x00FF) /*!< Rx Data register */ /******************************************************************************/ /* */ /* TIM */ /* */ /******************************************************************************/ /******************* Bit definition for TIM_CR1 register ********************/ #define TIM_CR1_CEN ((uint16_t)0x0001) /*!< Counter enable */ #define TIM_CR1_UDIS ((uint16_t)0x0002) /*!< Update disable */ #define TIM_CR1_URS ((uint16_t)0x0004) /*!< Update request source */ #define TIM_CR1_OPM ((uint16_t)0x0008) /*!< One pulse mode */ #define TIM_CR1_DIR ((uint16_t)0x0010) /*!< Direction */ #define TIM_CR1_CMS ((uint16_t)0x0060) /*!< CMS[1:0] bits (Center-aligned mode selection) */ #define TIM_CR1_CMS_0 ((uint16_t)0x0020) /*!< Bit 0 */ #define TIM_CR1_CMS_1 ((uint16_t)0x0040) /*!< Bit 1 */ #define TIM_CR1_ARPE ((uint16_t)0x0080) /*!< Auto-reload preload enable */ #define TIM_CR1_CKD ((uint16_t)0x0300) /*!< CKD[1:0] bits (clock division) */ #define TIM_CR1_CKD_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define TIM_CR1_CKD_1 ((uint16_t)0x0200) /*!< Bit 1 */ /******************* Bit definition for TIM_CR2 register ********************/ #define TIM_CR2_CCPC ((uint16_t)0x0001) /*!< Capture/Compare Preloaded Control */ #define TIM_CR2_CCUS ((uint16_t)0x0004) /*!< Capture/Compare Control Update Selection */ #define TIM_CR2_CCDS ((uint16_t)0x0008) /*!< Capture/Compare DMA Selection */ #define TIM_CR2_MMS ((uint16_t)0x0070) /*!< MMS[2:0] bits (Master Mode Selection) */ #define TIM_CR2_MMS_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define TIM_CR2_MMS_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define TIM_CR2_MMS_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define TIM_CR2_TI1S ((uint16_t)0x0080) /*!< TI1 Selection */ #define TIM_CR2_OIS1 ((uint16_t)0x0100) /*!< Output Idle state 1 (OC1 output) */ #define TIM_CR2_OIS1N ((uint16_t)0x0200) /*!< Output Idle state 1 (OC1N output) */ #define TIM_CR2_OIS2 ((uint16_t)0x0400) /*!< Output Idle state 2 (OC2 output) */ #define TIM_CR2_OIS2N ((uint16_t)0x0800) /*!< Output Idle state 2 (OC2N output) */ #define TIM_CR2_OIS3 ((uint16_t)0x1000) /*!< Output Idle state 3 (OC3 output) */ #define TIM_CR2_OIS3N ((uint16_t)0x2000) /*!< Output Idle state 3 (OC3N output) */ #define TIM_CR2_OIS4 ((uint16_t)0x4000) /*!< Output Idle state 4 (OC4 output) */ /******************* Bit definition for TIM_SMCR register *******************/ #define TIM_SMCR_SMS ((uint16_t)0x0007) /*!< SMS[2:0] bits (Slave mode selection) */ #define TIM_SMCR_SMS_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define TIM_SMCR_SMS_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define TIM_SMCR_SMS_2 ((uint16_t)0x0004) /*!< Bit 2 */ #define TIM_SMCR_TS ((uint16_t)0x0070) /*!< TS[2:0] bits (Trigger selection) */ #define TIM_SMCR_TS_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define TIM_SMCR_TS_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define TIM_SMCR_TS_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define TIM_SMCR_MSM ((uint16_t)0x0080) /*!< Master/slave mode */ #define TIM_SMCR_ETF ((uint16_t)0x0F00) /*!< ETF[3:0] bits (External trigger filter) */ #define TIM_SMCR_ETF_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define TIM_SMCR_ETF_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define TIM_SMCR_ETF_2 ((uint16_t)0x0400) /*!< Bit 2 */ #define TIM_SMCR_ETF_3 ((uint16_t)0x0800) /*!< Bit 3 */ #define TIM_SMCR_ETPS ((uint16_t)0x3000) /*!< ETPS[1:0] bits (External trigger prescaler) */ #define TIM_SMCR_ETPS_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define TIM_SMCR_ETPS_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define TIM_SMCR_ECE ((uint16_t)0x4000) /*!< External clock enable */ #define TIM_SMCR_ETP ((uint16_t)0x8000) /*!< External trigger polarity */ /******************* Bit definition for TIM_DIER register *******************/ #define TIM_DIER_UIE ((uint16_t)0x0001) /*!< Update interrupt enable */ #define TIM_DIER_CC1IE ((uint16_t)0x0002) /*!< Capture/Compare 1 interrupt enable */ #define TIM_DIER_CC2IE ((uint16_t)0x0004) /*!< Capture/Compare 2 interrupt enable */ #define TIM_DIER_CC3IE ((uint16_t)0x0008) /*!< Capture/Compare 3 interrupt enable */ #define TIM_DIER_CC4IE ((uint16_t)0x0010) /*!< Capture/Compare 4 interrupt enable */ #define TIM_DIER_COMIE ((uint16_t)0x0020) /*!< COM interrupt enable */ #define TIM_DIER_TIE ((uint16_t)0x0040) /*!< Trigger interrupt enable */ #define TIM_DIER_BIE ((uint16_t)0x0080) /*!< Break interrupt enable */ #define TIM_DIER_UDE ((uint16_t)0x0100) /*!< Update DMA request enable */ #define TIM_DIER_CC1DE ((uint16_t)0x0200) /*!< Capture/Compare 1 DMA request enable */ #define TIM_DIER_CC2DE ((uint16_t)0x0400) /*!< Capture/Compare 2 DMA request enable */ #define TIM_DIER_CC3DE ((uint16_t)0x0800) /*!< Capture/Compare 3 DMA request enable */ #define TIM_DIER_CC4DE ((uint16_t)0x1000) /*!< Capture/Compare 4 DMA request enable */ #define TIM_DIER_COMDE ((uint16_t)0x2000) /*!< COM DMA request enable */ #define TIM_DIER_TDE ((uint16_t)0x4000) /*!< Trigger DMA request enable */ /******************** Bit definition for TIM_SR register ********************/ #define TIM_SR_UIF ((uint16_t)0x0001) /*!< Update interrupt Flag */ #define TIM_SR_CC1IF ((uint16_t)0x0002) /*!< Capture/Compare 1 interrupt Flag */ #define TIM_SR_CC2IF ((uint16_t)0x0004) /*!< Capture/Compare 2 interrupt Flag */ #define TIM_SR_CC3IF ((uint16_t)0x0008) /*!< Capture/Compare 3 interrupt Flag */ #define TIM_SR_CC4IF ((uint16_t)0x0010) /*!< Capture/Compare 4 interrupt Flag */ #define TIM_SR_COMIF ((uint16_t)0x0020) /*!< COM interrupt Flag */ #define TIM_SR_TIF ((uint16_t)0x0040) /*!< Trigger interrupt Flag */ #define TIM_SR_BIF ((uint16_t)0x0080) /*!< Break interrupt Flag */ #define TIM_SR_CC1OF ((uint16_t)0x0200) /*!< Capture/Compare 1 Overcapture Flag */ #define TIM_SR_CC2OF ((uint16_t)0x0400) /*!< Capture/Compare 2 Overcapture Flag */ #define TIM_SR_CC3OF ((uint16_t)0x0800) /*!< Capture/Compare 3 Overcapture Flag */ #define TIM_SR_CC4OF ((uint16_t)0x1000) /*!< Capture/Compare 4 Overcapture Flag */ /******************* Bit definition for TIM_EGR register ********************/ #define TIM_EGR_UG ((uint8_t)0x01) /*!< Update Generation */ #define TIM_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation */ #define TIM_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation */ #define TIM_EGR_CC3G ((uint8_t)0x08) /*!< Capture/Compare 3 Generation */ #define TIM_EGR_CC4G ((uint8_t)0x10) /*!< Capture/Compare 4 Generation */ #define TIM_EGR_COMG ((uint8_t)0x20) /*!< Capture/Compare Control Update Generation */ #define TIM_EGR_TG ((uint8_t)0x40) /*!< Trigger Generation */ #define TIM_EGR_BG ((uint8_t)0x80) /*!< Break Generation */ /****************** Bit definition for TIM_CCMR1 register *******************/ #define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!< CC1S[1:0] bits (Capture/Compare 1 Selection) */ #define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define TIM_CCMR1_OC1FE ((uint16_t)0x0004) /*!< Output Compare 1 Fast enable */ #define TIM_CCMR1_OC1PE ((uint16_t)0x0008) /*!< Output Compare 1 Preload enable */ #define TIM_CCMR1_OC1M ((uint16_t)0x0070) /*!< OC1M[2:0] bits (Output Compare 1 Mode) */ #define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define TIM_CCMR1_OC1CE ((uint16_t)0x0080) /*!< Output Compare 1Clear Enable */ #define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!< CC2S[1:0] bits (Capture/Compare 2 Selection) */ #define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define TIM_CCMR1_OC2FE ((uint16_t)0x0400) /*!< Output Compare 2 Fast enable */ #define TIM_CCMR1_OC2PE ((uint16_t)0x0800) /*!< Output Compare 2 Preload enable */ #define TIM_CCMR1_OC2M ((uint16_t)0x7000) /*!< OC2M[2:0] bits (Output Compare 2 Mode) */ #define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) /*!< Bit 2 */ #define TIM_CCMR1_OC2CE ((uint16_t)0x8000) /*!< Output Compare 2 Clear Enable */ /*----------------------------------------------------------------------------*/ #define TIM_CCMR1_IC1PSC ((uint16_t)0x000C) /*!< IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ #define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) /*!< Bit 0 */ #define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) /*!< Bit 1 */ #define TIM_CCMR1_IC1F ((uint16_t)0x00F0) /*!< IC1F[3:0] bits (Input Capture 1 Filter) */ #define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) /*!< Bit 3 */ #define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) /*!< IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ #define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define TIM_CCMR1_IC2F ((uint16_t)0xF000) /*!< IC2F[3:0] bits (Input Capture 2 Filter) */ #define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) /*!< Bit 2 */ #define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) /*!< Bit 3 */ /****************** Bit definition for TIM_CCMR2 register *******************/ #define TIM_CCMR2_CC3S ((uint16_t)0x0003) /*!< CC3S[1:0] bits (Capture/Compare 3 Selection) */ #define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define TIM_CCMR2_OC3FE ((uint16_t)0x0004) /*!< Output Compare 3 Fast enable */ #define TIM_CCMR2_OC3PE ((uint16_t)0x0008) /*!< Output Compare 3 Preload enable */ #define TIM_CCMR2_OC3M ((uint16_t)0x0070) /*!< OC3M[2:0] bits (Output Compare 3 Mode) */ #define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define TIM_CCMR2_OC3CE ((uint16_t)0x0080) /*!< Output Compare 3 Clear Enable */ #define TIM_CCMR2_CC4S ((uint16_t)0x0300) /*!< CC4S[1:0] bits (Capture/Compare 4 Selection) */ #define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define TIM_CCMR2_OC4FE ((uint16_t)0x0400) /*!< Output Compare 4 Fast enable */ #define TIM_CCMR2_OC4PE ((uint16_t)0x0800) /*!< Output Compare 4 Preload enable */ #define TIM_CCMR2_OC4M ((uint16_t)0x7000) /*!< OC4M[2:0] bits (Output Compare 4 Mode) */ #define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) /*!< Bit 2 */ #define TIM_CCMR2_OC4CE ((uint16_t)0x8000) /*!< Output Compare 4 Clear Enable */ /*----------------------------------------------------------------------------*/ #define TIM_CCMR2_IC3PSC ((uint16_t)0x000C) /*!< IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ #define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) /*!< Bit 0 */ #define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) /*!< Bit 1 */ #define TIM_CCMR2_IC3F ((uint16_t)0x00F0) /*!< IC3F[3:0] bits (Input Capture 3 Filter) */ #define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) /*!< Bit 3 */ #define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) /*!< IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ #define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define TIM_CCMR2_IC4F ((uint16_t)0xF000) /*!< IC4F[3:0] bits (Input Capture 4 Filter) */ #define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) /*!< Bit 2 */ #define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) /*!< Bit 3 */ /******************* Bit definition for TIM_CCER register *******************/ #define TIM_CCER_CC1E ((uint16_t)0x0001) /*!< Capture/Compare 1 output enable */ #define TIM_CCER_CC1P ((uint16_t)0x0002) /*!< Capture/Compare 1 output Polarity */ #define TIM_CCER_CC1NE ((uint16_t)0x0004) /*!< Capture/Compare 1 Complementary output enable */ #define TIM_CCER_CC1NP ((uint16_t)0x0008) /*!< Capture/Compare 1 Complementary output Polarity */ #define TIM_CCER_CC2E ((uint16_t)0x0010) /*!< Capture/Compare 2 output enable */ #define TIM_CCER_CC2P ((uint16_t)0x0020) /*!< Capture/Compare 2 output Polarity */ #define TIM_CCER_CC2NE ((uint16_t)0x0040) /*!< Capture/Compare 2 Complementary output enable */ #define TIM_CCER_CC2NP ((uint16_t)0x0080) /*!< Capture/Compare 2 Complementary output Polarity */ #define TIM_CCER_CC3E ((uint16_t)0x0100) /*!< Capture/Compare 3 output enable */ #define TIM_CCER_CC3P ((uint16_t)0x0200) /*!< Capture/Compare 3 output Polarity */ #define TIM_CCER_CC3NE ((uint16_t)0x0400) /*!< Capture/Compare 3 Complementary output enable */ #define TIM_CCER_CC3NP ((uint16_t)0x0800) /*!< Capture/Compare 3 Complementary output Polarity */ #define TIM_CCER_CC4E ((uint16_t)0x1000) /*!< Capture/Compare 4 output enable */ #define TIM_CCER_CC4P ((uint16_t)0x2000) /*!< Capture/Compare 4 output Polarity */ #define TIM_CCER_CC4NP ((uint16_t)0x8000) /*!< Capture/Compare 4 Complementary output Polarity */ /******************* Bit definition for TIM_CNT register ********************/ #define TIM_CNT_CNT ((uint16_t)0xFFFF) /*!< Counter Value */ /******************* Bit definition for TIM_PSC register ********************/ #define TIM_PSC_PSC ((uint16_t)0xFFFF) /*!< Prescaler Value */ /******************* Bit definition for TIM_ARR register ********************/ #define TIM_ARR_ARR ((uint16_t)0xFFFF) /*!< actual auto-reload Value */ /******************* Bit definition for TIM_RCR register ********************/ #define TIM_RCR_REP ((uint8_t)0xFF) /*!< Repetition Counter Value */ /******************* Bit definition for TIM_CCR1 register *******************/ #define TIM_CCR1_CCR1 ((uint16_t)0xFFFF) /*!< Capture/Compare 1 Value */ /******************* Bit definition for TIM_CCR2 register *******************/ #define TIM_CCR2_CCR2 ((uint16_t)0xFFFF) /*!< Capture/Compare 2 Value */ /******************* Bit definition for TIM_CCR3 register *******************/ #define TIM_CCR3_CCR3 ((uint16_t)0xFFFF) /*!< Capture/Compare 3 Value */ /******************* Bit definition for TIM_CCR4 register *******************/ #define TIM_CCR4_CCR4 ((uint16_t)0xFFFF) /*!< Capture/Compare 4 Value */ /******************* Bit definition for TIM_BDTR register *******************/ #define TIM_BDTR_DTG ((uint16_t)0x00FF) /*!< DTG[0:7] bits (Dead-Time Generator set-up) */ #define TIM_BDTR_DTG_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define TIM_BDTR_DTG_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define TIM_BDTR_DTG_2 ((uint16_t)0x0004) /*!< Bit 2 */ #define TIM_BDTR_DTG_3 ((uint16_t)0x0008) /*!< Bit 3 */ #define TIM_BDTR_DTG_4 ((uint16_t)0x0010) /*!< Bit 4 */ #define TIM_BDTR_DTG_5 ((uint16_t)0x0020) /*!< Bit 5 */ #define TIM_BDTR_DTG_6 ((uint16_t)0x0040) /*!< Bit 6 */ #define TIM_BDTR_DTG_7 ((uint16_t)0x0080) /*!< Bit 7 */ #define TIM_BDTR_LOCK ((uint16_t)0x0300) /*!< LOCK[1:0] bits (Lock Configuration) */ #define TIM_BDTR_LOCK_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define TIM_BDTR_LOCK_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define TIM_BDTR_OSSI ((uint16_t)0x0400) /*!< Off-State Selection for Idle mode */ #define TIM_BDTR_OSSR ((uint16_t)0x0800) /*!< Off-State Selection for Run mode */ #define TIM_BDTR_BKE ((uint16_t)0x1000) /*!< Break enable */ #define TIM_BDTR_BKP ((uint16_t)0x2000) /*!< Break Polarity */ #define TIM_BDTR_AOE ((uint16_t)0x4000) /*!< Automatic Output enable */ #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!< Main Output enable */ /******************* Bit definition for TIM_DCR register ********************/ #define TIM_DCR_DBA ((uint16_t)0x001F) /*!< DBA[4:0] bits (DMA Base Address) */ #define TIM_DCR_DBA_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define TIM_DCR_DBA_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define TIM_DCR_DBA_2 ((uint16_t)0x0004) /*!< Bit 2 */ #define TIM_DCR_DBA_3 ((uint16_t)0x0008) /*!< Bit 3 */ #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!< Bit 4 */ #define TIM_DCR_DBL ((uint16_t)0x1F00) /*!< DBL[4:0] bits (DMA Burst Length) */ #define TIM_DCR_DBL_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define TIM_DCR_DBL_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define TIM_DCR_DBL_2 ((uint16_t)0x0400) /*!< Bit 2 */ #define TIM_DCR_DBL_3 ((uint16_t)0x0800) /*!< Bit 3 */ #define TIM_DCR_DBL_4 ((uint16_t)0x1000) /*!< Bit 4 */ /******************* Bit definition for TIM_DMAR register *******************/ #define TIM_DMAR_DMAB ((uint16_t)0xFFFF) /*!< DMA register for burst accesses */ /******************************************************************************/ /* */ /* Real-Time Clock */ /* */ /******************************************************************************/ /******************* Bit definition for RTC_CRH register ********************/ #define RTC_CRH_SECIE ((uint8_t)0x01) /*!< Second Interrupt Enable */ #define RTC_CRH_ALRIE ((uint8_t)0x02) /*!< Alarm Interrupt Enable */ #define RTC_CRH_OWIE ((uint8_t)0x04) /*!< OverfloW Interrupt Enable */ /******************* Bit definition for RTC_CRL register ********************/ #define RTC_CRL_SECF ((uint8_t)0x01) /*!< Second Flag */ #define RTC_CRL_ALRF ((uint8_t)0x02) /*!< Alarm Flag */ #define RTC_CRL_OWF ((uint8_t)0x04) /*!< OverfloW Flag */ #define RTC_CRL_RSF ((uint8_t)0x08) /*!< Registers Synchronized Flag */ #define RTC_CRL_CNF ((uint8_t)0x10) /*!< Configuration Flag */ #define RTC_CRL_RTOFF ((uint8_t)0x20) /*!< RTC operation OFF */ /******************* Bit definition for RTC_PRLH register *******************/ #define RTC_PRLH_PRL ((uint16_t)0x000F) /*!< RTC Prescaler Reload Value High */ /******************* Bit definition for RTC_PRLL register *******************/ #define RTC_PRLL_PRL ((uint16_t)0xFFFF) /*!< RTC Prescaler Reload Value Low */ /******************* Bit definition for RTC_DIVH register *******************/ #define RTC_DIVH_RTC_DIV ((uint16_t)0x000F) /*!< RTC Clock Divider High */ /******************* Bit definition for RTC_DIVL register *******************/ #define RTC_DIVL_RTC_DIV ((uint16_t)0xFFFF) /*!< RTC Clock Divider Low */ /******************* Bit definition for RTC_CNTH register *******************/ #define RTC_CNTH_RTC_CNT ((uint16_t)0xFFFF) /*!< RTC Counter High */ /******************* Bit definition for RTC_CNTL register *******************/ #define RTC_CNTL_RTC_CNT ((uint16_t)0xFFFF) /*!< RTC Counter Low */ /******************* Bit definition for RTC_ALRH register *******************/ #define RTC_ALRH_RTC_ALR ((uint16_t)0xFFFF) /*!< RTC Alarm High */ /******************* Bit definition for RTC_ALRL register *******************/ #define RTC_ALRL_RTC_ALR ((uint16_t)0xFFFF) /*!< RTC Alarm Low */ /******************************************************************************/ /* */ /* Independent WATCHDOG */ /* */ /******************************************************************************/ /******************* Bit definition for IWDG_KR register ********************/ #define IWDG_KR_KEY ((uint16_t)0xFFFF) /*!< Key value (write only, read 0000h) */ /******************* Bit definition for IWDG_PR register ********************/ #define IWDG_PR_PR ((uint8_t)0x07) /*!< PR[2:0] (Prescaler divider) */ #define IWDG_PR_PR_0 ((uint8_t)0x01) /*!< Bit 0 */ #define IWDG_PR_PR_1 ((uint8_t)0x02) /*!< Bit 1 */ #define IWDG_PR_PR_2 ((uint8_t)0x04) /*!< Bit 2 */ /******************* Bit definition for IWDG_RLR register *******************/ #define IWDG_RLR_RL ((uint16_t)0x0FFF) /*!< Watchdog counter reload value */ /******************* Bit definition for IWDG_SR register ********************/ #define IWDG_SR_PVU ((uint8_t)0x01) /*!< Watchdog prescaler value update */ #define IWDG_SR_RVU ((uint8_t)0x02) /*!< Watchdog counter reload value update */ /******************************************************************************/ /* */ /* Window WATCHDOG */ /* */ /******************************************************************************/ /******************* Bit definition for WWDG_CR register ********************/ #define WWDG_CR_T ((uint8_t)0x7F) /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */ #define WWDG_CR_T0 ((uint8_t)0x01) /*!< Bit 0 */ #define WWDG_CR_T1 ((uint8_t)0x02) /*!< Bit 1 */ #define WWDG_CR_T2 ((uint8_t)0x04) /*!< Bit 2 */ #define WWDG_CR_T3 ((uint8_t)0x08) /*!< Bit 3 */ #define WWDG_CR_T4 ((uint8_t)0x10) /*!< Bit 4 */ #define WWDG_CR_T5 ((uint8_t)0x20) /*!< Bit 5 */ #define WWDG_CR_T6 ((uint8_t)0x40) /*!< Bit 6 */ #define WWDG_CR_WDGA ((uint8_t)0x80) /*!< Activation bit */ /******************* Bit definition for WWDG_CFR register *******************/ #define WWDG_CFR_W ((uint16_t)0x007F) /*!< W[6:0] bits (7-bit window value) */ #define WWDG_CFR_W0 ((uint16_t)0x0001) /*!< Bit 0 */ #define WWDG_CFR_W1 ((uint16_t)0x0002) /*!< Bit 1 */ #define WWDG_CFR_W2 ((uint16_t)0x0004) /*!< Bit 2 */ #define WWDG_CFR_W3 ((uint16_t)0x0008) /*!< Bit 3 */ #define WWDG_CFR_W4 ((uint16_t)0x0010) /*!< Bit 4 */ #define WWDG_CFR_W5 ((uint16_t)0x0020) /*!< Bit 5 */ #define WWDG_CFR_W6 ((uint16_t)0x0040) /*!< Bit 6 */ #define WWDG_CFR_WDGTB ((uint16_t)0x0180) /*!< WDGTB[1:0] bits (Timer Base) */ #define WWDG_CFR_WDGTB0 ((uint16_t)0x0080) /*!< Bit 0 */ #define WWDG_CFR_WDGTB1 ((uint16_t)0x0100) /*!< Bit 1 */ #define WWDG_CFR_EWI ((uint16_t)0x0200) /*!< Early Wakeup Interrupt */ /******************* Bit definition for WWDG_SR register ********************/ #define WWDG_SR_EWIF ((uint8_t)0x01) /*!< Early Wakeup Interrupt Flag */ /******************************************************************************/ /* */ /* Flexible Static Memory Controller */ /* */ /******************************************************************************/ /****************** Bit definition for FSMC_BCR1 register *******************/ #define FSMC_BCR1_MBKEN ((uint32_t)0x00000001) /*!< Memory bank enable bit */ #define FSMC_BCR1_MUXEN ((uint32_t)0x00000002) /*!< Address/data multiplexing enable bit */ #define FSMC_BCR1_MTYP ((uint32_t)0x0000000C) /*!< MTYP[1:0] bits (Memory type) */ #define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define FSMC_BCR1_MWID ((uint32_t)0x00000030) /*!< MWID[1:0] bits (Memory data bus width) */ #define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BCR1_FACCEN ((uint32_t)0x00000040) /*!< Flash access enable */ #define FSMC_BCR1_BURSTEN ((uint32_t)0x00000100) /*!< Burst enable bit */ #define FSMC_BCR1_WAITPOL ((uint32_t)0x00000200) /*!< Wait signal polarity bit */ #define FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400) /*!< Wrapped burst mode support */ #define FSMC_BCR1_WAITCFG ((uint32_t)0x00000800) /*!< Wait timing configuration */ #define FSMC_BCR1_WREN ((uint32_t)0x00001000) /*!< Write enable bit */ #define FSMC_BCR1_WAITEN ((uint32_t)0x00002000) /*!< Wait enable bit */ #define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000) /*!< Extended mode enable */ #define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) /*!< Asynchronous wait */ #define FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000) /*!< Write burst enable */ /****************** Bit definition for FSMC_BCR2 register *******************/ #define FSMC_BCR2_MBKEN ((uint32_t)0x00000001) /*!< Memory bank enable bit */ #define FSMC_BCR2_MUXEN ((uint32_t)0x00000002) /*!< Address/data multiplexing enable bit */ #define FSMC_BCR2_MTYP ((uint32_t)0x0000000C) /*!< MTYP[1:0] bits (Memory type) */ #define FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define FSMC_BCR2_MWID ((uint32_t)0x00000030) /*!< MWID[1:0] bits (Memory data bus width) */ #define FSMC_BCR2_MWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BCR2_MWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BCR2_FACCEN ((uint32_t)0x00000040) /*!< Flash access enable */ #define FSMC_BCR2_BURSTEN ((uint32_t)0x00000100) /*!< Burst enable bit */ #define FSMC_BCR2_WAITPOL ((uint32_t)0x00000200) /*!< Wait signal polarity bit */ #define FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400) /*!< Wrapped burst mode support */ #define FSMC_BCR2_WAITCFG ((uint32_t)0x00000800) /*!< Wait timing configuration */ #define FSMC_BCR2_WREN ((uint32_t)0x00001000) /*!< Write enable bit */ #define FSMC_BCR2_WAITEN ((uint32_t)0x00002000) /*!< Wait enable bit */ #define FSMC_BCR2_EXTMOD ((uint32_t)0x00004000) /*!< Extended mode enable */ #define FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) /*!< Asynchronous wait */ #define FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000) /*!< Write burst enable */ /****************** Bit definition for FSMC_BCR3 register *******************/ #define FSMC_BCR3_MBKEN ((uint32_t)0x00000001) /*!< Memory bank enable bit */ #define FSMC_BCR3_MUXEN ((uint32_t)0x00000002) /*!< Address/data multiplexing enable bit */ #define FSMC_BCR3_MTYP ((uint32_t)0x0000000C) /*!< MTYP[1:0] bits (Memory type) */ #define FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define FSMC_BCR3_MWID ((uint32_t)0x00000030) /*!< MWID[1:0] bits (Memory data bus width) */ #define FSMC_BCR3_MWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BCR3_MWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BCR3_FACCEN ((uint32_t)0x00000040) /*!< Flash access enable */ #define FSMC_BCR3_BURSTEN ((uint32_t)0x00000100) /*!< Burst enable bit */ #define FSMC_BCR3_WAITPOL ((uint32_t)0x00000200) /*!< Wait signal polarity bit. */ #define FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400) /*!< Wrapped burst mode support */ #define FSMC_BCR3_WAITCFG ((uint32_t)0x00000800) /*!< Wait timing configuration */ #define FSMC_BCR3_WREN ((uint32_t)0x00001000) /*!< Write enable bit */ #define FSMC_BCR3_WAITEN ((uint32_t)0x00002000) /*!< Wait enable bit */ #define FSMC_BCR3_EXTMOD ((uint32_t)0x00004000) /*!< Extended mode enable */ #define FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) /*!< Asynchronous wait */ #define FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000) /*!< Write burst enable */ /****************** Bit definition for FSMC_BCR4 register *******************/ #define FSMC_BCR4_MBKEN ((uint32_t)0x00000001) /*!< Memory bank enable bit */ #define FSMC_BCR4_MUXEN ((uint32_t)0x00000002) /*!< Address/data multiplexing enable bit */ #define FSMC_BCR4_MTYP ((uint32_t)0x0000000C) /*!< MTYP[1:0] bits (Memory type) */ #define FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004) /*!< Bit 0 */ #define FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008) /*!< Bit 1 */ #define FSMC_BCR4_MWID ((uint32_t)0x00000030) /*!< MWID[1:0] bits (Memory data bus width) */ #define FSMC_BCR4_MWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BCR4_MWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BCR4_FACCEN ((uint32_t)0x00000040) /*!< Flash access enable */ #define FSMC_BCR4_BURSTEN ((uint32_t)0x00000100) /*!< Burst enable bit */ #define FSMC_BCR4_WAITPOL ((uint32_t)0x00000200) /*!< Wait signal polarity bit */ #define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400) /*!< Wrapped burst mode support */ #define FSMC_BCR4_WAITCFG ((uint32_t)0x00000800) /*!< Wait timing configuration */ #define FSMC_BCR4_WREN ((uint32_t)0x00001000) /*!< Write enable bit */ #define FSMC_BCR4_WAITEN ((uint32_t)0x00002000) /*!< Wait enable bit */ #define FSMC_BCR4_EXTMOD ((uint32_t)0x00004000) /*!< Extended mode enable */ #define FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) /*!< Asynchronous wait */ #define FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000) /*!< Write burst enable */ /****************** Bit definition for FSMC_BTR1 register ******************/ #define FSMC_BTR1_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BTR1_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000) /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BTR1_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_BTR2 register *******************/ #define FSMC_BTR2_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BTR2_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000) /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BTR2_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BTR2_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /******************* Bit definition for FSMC_BTR3 register *******************/ #define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BTR3_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000) /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BTR3_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_BTR4 register *******************/ #define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BTR4_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000) /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BTR4_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BTR4_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_BWTR1 register ******************/ #define FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BWTR1_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_BWTR2 register ******************/ #define FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1*/ #define FSMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BWTR2_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_BWTR3 register ******************/ #define FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BWTR3_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_BWTR4 register ******************/ #define FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F) /*!< ADDSET[3:0] bits (Address setup phase duration) */ #define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) /*!< ADDHLD[3:0] bits (Address-hold phase duration) */ #define FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!< Bit 3 */ #define FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00) /*!< DATAST [3:0] bits (Data-phase duration) */ #define FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) /*!< CLKDIV[3:0] bits (Clock divide ratio) */ #define FSMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!< Bit 0 */ #define FSMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!< Bit 1 */ #define FSMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!< Bit 2 */ #define FSMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!< Bit 3 */ #define FSMC_BWTR4_DATLAT ((uint32_t)0x0F000000) /*!< DATLA[3:0] bits (Data latency) */ #define FSMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000) /*!< ACCMOD[1:0] bits (Access mode) */ #define FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!< Bit 0 */ #define FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!< Bit 1 */ /****************** Bit definition for FSMC_PCR2 register *******************/ #define FSMC_PCR2_PWAITEN ((uint32_t)0x00000002) /*!< Wait feature enable bit */ #define FSMC_PCR2_PBKEN ((uint32_t)0x00000004) /*!< PC Card/NAND Flash memory bank enable bit */ #define FSMC_PCR2_PTYP ((uint32_t)0x00000008) /*!< Memory type */ #define FSMC_PCR2_PWID ((uint32_t)0x00000030) /*!< PWID[1:0] bits (NAND Flash databus width) */ #define FSMC_PCR2_PWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_PCR2_PWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_PCR2_ECCEN ((uint32_t)0x00000040) /*!< ECC computation logic enable bit */ #define FSMC_PCR2_TCLR ((uint32_t)0x00001E00) /*!< TCLR[3:0] bits (CLE to RE delay) */ #define FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200) /*!< Bit 0 */ #define FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400) /*!< Bit 1 */ #define FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800) /*!< Bit 2 */ #define FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000) /*!< Bit 3 */ #define FSMC_PCR2_TAR ((uint32_t)0x0001E000) /*!< TAR[3:0] bits (ALE to RE delay) */ #define FSMC_PCR2_TAR_0 ((uint32_t)0x00002000) /*!< Bit 0 */ #define FSMC_PCR2_TAR_1 ((uint32_t)0x00004000) /*!< Bit 1 */ #define FSMC_PCR2_TAR_2 ((uint32_t)0x00008000) /*!< Bit 2 */ #define FSMC_PCR2_TAR_3 ((uint32_t)0x00010000) /*!< Bit 3 */ #define FSMC_PCR2_ECCPS ((uint32_t)0x000E0000) /*!< ECCPS[1:0] bits (ECC page size) */ #define FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) /*!< Bit 0 */ #define FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) /*!< Bit 1 */ #define FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) /*!< Bit 2 */ /****************** Bit definition for FSMC_PCR3 register *******************/ #define FSMC_PCR3_PWAITEN ((uint32_t)0x00000002) /*!< Wait feature enable bit */ #define FSMC_PCR3_PBKEN ((uint32_t)0x00000004) /*!< PC Card/NAND Flash memory bank enable bit */ #define FSMC_PCR3_PTYP ((uint32_t)0x00000008) /*!< Memory type */ #define FSMC_PCR3_PWID ((uint32_t)0x00000030) /*!< PWID[1:0] bits (NAND Flash databus width) */ #define FSMC_PCR3_PWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_PCR3_PWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_PCR3_ECCEN ((uint32_t)0x00000040) /*!< ECC computation logic enable bit */ #define FSMC_PCR3_TCLR ((uint32_t)0x00001E00) /*!< TCLR[3:0] bits (CLE to RE delay) */ #define FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200) /*!< Bit 0 */ #define FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400) /*!< Bit 1 */ #define FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800) /*!< Bit 2 */ #define FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000) /*!< Bit 3 */ #define FSMC_PCR3_TAR ((uint32_t)0x0001E000) /*!< TAR[3:0] bits (ALE to RE delay) */ #define FSMC_PCR3_TAR_0 ((uint32_t)0x00002000) /*!< Bit 0 */ #define FSMC_PCR3_TAR_1 ((uint32_t)0x00004000) /*!< Bit 1 */ #define FSMC_PCR3_TAR_2 ((uint32_t)0x00008000) /*!< Bit 2 */ #define FSMC_PCR3_TAR_3 ((uint32_t)0x00010000) /*!< Bit 3 */ #define FSMC_PCR3_ECCPS ((uint32_t)0x000E0000) /*!< ECCPS[2:0] bits (ECC page size) */ #define FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) /*!< Bit 0 */ #define FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) /*!< Bit 1 */ #define FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) /*!< Bit 2 */ /****************** Bit definition for FSMC_PCR4 register *******************/ #define FSMC_PCR4_PWAITEN ((uint32_t)0x00000002) /*!< Wait feature enable bit */ #define FSMC_PCR4_PBKEN ((uint32_t)0x00000004) /*!< PC Card/NAND Flash memory bank enable bit */ #define FSMC_PCR4_PTYP ((uint32_t)0x00000008) /*!< Memory type */ #define FSMC_PCR4_PWID ((uint32_t)0x00000030) /*!< PWID[1:0] bits (NAND Flash databus width) */ #define FSMC_PCR4_PWID_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define FSMC_PCR4_PWID_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define FSMC_PCR4_ECCEN ((uint32_t)0x00000040) /*!< ECC computation logic enable bit */ #define FSMC_PCR4_TCLR ((uint32_t)0x00001E00) /*!< TCLR[3:0] bits (CLE to RE delay) */ #define FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200) /*!< Bit 0 */ #define FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400) /*!< Bit 1 */ #define FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800) /*!< Bit 2 */ #define FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000) /*!< Bit 3 */ #define FSMC_PCR4_TAR ((uint32_t)0x0001E000) /*!< TAR[3:0] bits (ALE to RE delay) */ #define FSMC_PCR4_TAR_0 ((uint32_t)0x00002000) /*!< Bit 0 */ #define FSMC_PCR4_TAR_1 ((uint32_t)0x00004000) /*!< Bit 1 */ #define FSMC_PCR4_TAR_2 ((uint32_t)0x00008000) /*!< Bit 2 */ #define FSMC_PCR4_TAR_3 ((uint32_t)0x00010000) /*!< Bit 3 */ #define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000) /*!< ECCPS[2:0] bits (ECC page size) */ #define FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) /*!< Bit 0 */ #define FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) /*!< Bit 1 */ #define FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) /*!< Bit 2 */ /******************* Bit definition for FSMC_SR2 register *******************/ #define FSMC_SR2_IRS ((uint8_t)0x01) /*!< Interrupt Rising Edge status */ #define FSMC_SR2_ILS ((uint8_t)0x02) /*!< Interrupt Level status */ #define FSMC_SR2_IFS ((uint8_t)0x04) /*!< Interrupt Falling Edge status */ #define FSMC_SR2_IREN ((uint8_t)0x08) /*!< Interrupt Rising Edge detection Enable bit */ #define FSMC_SR2_ILEN ((uint8_t)0x10) /*!< Interrupt Level detection Enable bit */ #define FSMC_SR2_IFEN ((uint8_t)0x20) /*!< Interrupt Falling Edge detection Enable bit */ #define FSMC_SR2_FEMPT ((uint8_t)0x40) /*!< FIFO empty */ /******************* Bit definition for FSMC_SR3 register *******************/ #define FSMC_SR3_IRS ((uint8_t)0x01) /*!< Interrupt Rising Edge status */ #define FSMC_SR3_ILS ((uint8_t)0x02) /*!< Interrupt Level status */ #define FSMC_SR3_IFS ((uint8_t)0x04) /*!< Interrupt Falling Edge status */ #define FSMC_SR3_IREN ((uint8_t)0x08) /*!< Interrupt Rising Edge detection Enable bit */ #define FSMC_SR3_ILEN ((uint8_t)0x10) /*!< Interrupt Level detection Enable bit */ #define FSMC_SR3_IFEN ((uint8_t)0x20) /*!< Interrupt Falling Edge detection Enable bit */ #define FSMC_SR3_FEMPT ((uint8_t)0x40) /*!< FIFO empty */ /******************* Bit definition for FSMC_SR4 register *******************/ #define FSMC_SR4_IRS ((uint8_t)0x01) /*!< Interrupt Rising Edge status */ #define FSMC_SR4_ILS ((uint8_t)0x02) /*!< Interrupt Level status */ #define FSMC_SR4_IFS ((uint8_t)0x04) /*!< Interrupt Falling Edge status */ #define FSMC_SR4_IREN ((uint8_t)0x08) /*!< Interrupt Rising Edge detection Enable bit */ #define FSMC_SR4_ILEN ((uint8_t)0x10) /*!< Interrupt Level detection Enable bit */ #define FSMC_SR4_IFEN ((uint8_t)0x20) /*!< Interrupt Falling Edge detection Enable bit */ #define FSMC_SR4_FEMPT ((uint8_t)0x40) /*!< FIFO empty */ /****************** Bit definition for FSMC_PMEM2 register ******************/ #define FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) /*!< MEMSET2[7:0] bits (Common memory 2 setup time) */ #define FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) /*!< MEMWAIT2[7:0] bits (Common memory 2 wait time) */ #define FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) /*!< MEMHOLD2[7:0] bits (Common memory 2 hold time) */ #define FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) /*!< MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */ #define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_PMEM3 register ******************/ #define FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) /*!< MEMSET3[7:0] bits (Common memory 3 setup time) */ #define FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) /*!< MEMWAIT3[7:0] bits (Common memory 3 wait time) */ #define FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) /*!< MEMHOLD3[7:0] bits (Common memory 3 hold time) */ #define FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) /*!< MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */ #define FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_PMEM4 register ******************/ #define FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) /*!< MEMSET4[7:0] bits (Common memory 4 setup time) */ #define FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) /*!< MEMWAIT4[7:0] bits (Common memory 4 wait time) */ #define FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) /*!< MEMHOLD4[7:0] bits (Common memory 4 hold time) */ #define FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) /*!< MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */ #define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_PATT2 register ******************/ #define FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) /*!< ATTSET2[7:0] bits (Attribute memory 2 setup time) */ #define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) /*!< ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */ #define FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) /*!< ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */ #define FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) /*!< ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */ #define FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_PATT3 register ******************/ #define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) /*!< ATTSET3[7:0] bits (Attribute memory 3 setup time) */ #define FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) /*!< ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */ #define FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) /*!< ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */ #define FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) /*!< ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */ #define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_PATT4 register ******************/ #define FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) /*!< ATTSET4[7:0] bits (Attribute memory 4 setup time) */ #define FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) /*!< ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */ #define FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) /*!< ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */ #define FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) /*!< ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */ #define FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_PIO4 register *******************/ #define FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF) /*!< IOSET4[7:0] bits (I/O 4 setup time) */ #define FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) /*!< Bit 0 */ #define FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) /*!< Bit 1 */ #define FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) /*!< Bit 2 */ #define FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) /*!< Bit 3 */ #define FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) /*!< Bit 4 */ #define FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) /*!< Bit 5 */ #define FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) /*!< Bit 6 */ #define FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) /*!< Bit 7 */ #define FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) /*!< IOWAIT4[7:0] bits (I/O 4 wait time) */ #define FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) /*!< Bit 0 */ #define FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) /*!< Bit 1 */ #define FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) /*!< Bit 2 */ #define FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) /*!< Bit 3 */ #define FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) /*!< Bit 4 */ #define FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) /*!< Bit 5 */ #define FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) /*!< Bit 6 */ #define FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) /*!< Bit 7 */ #define FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) /*!< IOHOLD4[7:0] bits (I/O 4 hold time) */ #define FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) /*!< IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */ #define FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) /*!< Bit 0 */ #define FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) /*!< Bit 1 */ #define FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) /*!< Bit 2 */ #define FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) /*!< Bit 3 */ #define FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) /*!< Bit 4 */ #define FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000) /*!< Bit 5 */ #define FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) /*!< Bit 6 */ #define FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) /*!< Bit 7 */ /****************** Bit definition for FSMC_ECCR2 register ******************/ #define FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) /*!< ECC result */ /****************** Bit definition for FSMC_ECCR3 register ******************/ #define FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) /*!< ECC result */ /******************************************************************************/ /* */ /* SD host Interface */ /* */ /******************************************************************************/ /****************** Bit definition for SDIO_POWER register ******************/ #define SDIO_POWER_PWRCTRL ((uint8_t)0x03) /*!< PWRCTRL[1:0] bits (Power supply control bits) */ #define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01) /*!< Bit 0 */ #define SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02) /*!< Bit 1 */ /****************** Bit definition for SDIO_CLKCR register ******************/ #define SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF) /*!< Clock divide factor */ #define SDIO_CLKCR_CLKEN ((uint16_t)0x0100) /*!< Clock enable bit */ #define SDIO_CLKCR_PWRSAV ((uint16_t)0x0200) /*!< Power saving configuration bit */ #define SDIO_CLKCR_BYPASS ((uint16_t)0x0400) /*!< Clock divider bypass enable bit */ #define SDIO_CLKCR_WIDBUS ((uint16_t)0x1800) /*!< WIDBUS[1:0] bits (Wide bus mode enable bit) */ #define SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800) /*!< Bit 0 */ #define SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000) /*!< Bit 1 */ #define SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000) /*!< SDIO_CK dephasing selection bit */ #define SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000) /*!< HW Flow Control enable */ /******************* Bit definition for SDIO_ARG register *******************/ #define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!< Command argument */ /******************* Bit definition for SDIO_CMD register *******************/ #define SDIO_CMD_CMDINDEX ((uint16_t)0x003F) /*!< Command Index */ #define SDIO_CMD_WAITRESP ((uint16_t)0x00C0) /*!< WAITRESP[1:0] bits (Wait for response bits) */ #define SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040) /*!< Bit 0 */ #define SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080) /*!< Bit 1 */ #define SDIO_CMD_WAITINT ((uint16_t)0x0100) /*!< CPSM Waits for Interrupt Request */ #define SDIO_CMD_WAITPEND ((uint16_t)0x0200) /*!< CPSM Waits for ends of data transfer (CmdPend internal signal) */ #define SDIO_CMD_CPSMEN ((uint16_t)0x0400) /*!< Command path state machine (CPSM) Enable bit */ #define SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800) /*!< SD I/O suspend command */ #define SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000) /*!< Enable CMD completion */ #define SDIO_CMD_NIEN ((uint16_t)0x2000) /*!< Not Interrupt Enable */ #define SDIO_CMD_CEATACMD ((uint16_t)0x4000) /*!< CE-ATA command */ /***************** Bit definition for SDIO_RESPCMD register *****************/ #define SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F) /*!< Response command index */ /****************** Bit definition for SDIO_RESP0 register ******************/ #define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ /****************** Bit definition for SDIO_RESP1 register ******************/ #define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ /****************** Bit definition for SDIO_RESP2 register ******************/ #define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ /****************** Bit definition for SDIO_RESP3 register ******************/ #define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ /****************** Bit definition for SDIO_RESP4 register ******************/ #define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ /****************** Bit definition for SDIO_DTIMER register *****************/ #define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!< Data timeout period. */ /****************** Bit definition for SDIO_DLEN register *******************/ #define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!< Data length value */ /****************** Bit definition for SDIO_DCTRL register ******************/ #define SDIO_DCTRL_DTEN ((uint16_t)0x0001) /*!< Data transfer enabled bit */ #define SDIO_DCTRL_DTDIR ((uint16_t)0x0002) /*!< Data transfer direction selection */ #define SDIO_DCTRL_DTMODE ((uint16_t)0x0004) /*!< Data transfer mode selection */ #define SDIO_DCTRL_DMAEN ((uint16_t)0x0008) /*!< DMA enabled bit */ #define SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0) /*!< DBLOCKSIZE[3:0] bits (Data block size) */ #define SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040) /*!< Bit 2 */ #define SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080) /*!< Bit 3 */ #define SDIO_DCTRL_RWSTART ((uint16_t)0x0100) /*!< Read wait start */ #define SDIO_DCTRL_RWSTOP ((uint16_t)0x0200) /*!< Read wait stop */ #define SDIO_DCTRL_RWMOD ((uint16_t)0x0400) /*!< Read wait mode */ #define SDIO_DCTRL_SDIOEN ((uint16_t)0x0800) /*!< SD I/O enable functions */ /****************** Bit definition for SDIO_DCOUNT register *****************/ #define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!< Data count value */ /****************** Bit definition for SDIO_STA register ********************/ #define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!< Command response received (CRC check failed) */ #define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!< Data block sent/received (CRC check failed) */ #define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!< Command response timeout */ #define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!< Data timeout */ #define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!< Transmit FIFO underrun error */ #define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!< Received FIFO overrun error */ #define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!< Command response received (CRC check passed) */ #define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!< Command sent (no response required) */ #define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!< Data end (data counter, SDIDCOUNT, is zero) */ #define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!< Start bit not detected on all data signals in wide bus mode */ #define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!< Data block sent/received (CRC check passed) */ #define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!< Command transfer in progress */ #define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!< Data transmit in progress */ #define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!< Data receive in progress */ #define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!< Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */ #define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!< Receive FIFO Half Full: there are at least 8 words in the FIFO */ #define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!< Transmit FIFO full */ #define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!< Receive FIFO full */ #define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!< Transmit FIFO empty */ #define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!< Receive FIFO empty */ #define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!< Data available in transmit FIFO */ #define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!< Data available in receive FIFO */ #define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!< SDIO interrupt received */ #define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!< CE-ATA command completion signal received for CMD61 */ /******************* Bit definition for SDIO_ICR register *******************/ #define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!< CCRCFAIL flag clear bit */ #define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!< DCRCFAIL flag clear bit */ #define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!< CTIMEOUT flag clear bit */ #define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!< DTIMEOUT flag clear bit */ #define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!< TXUNDERR flag clear bit */ #define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!< RXOVERR flag clear bit */ #define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!< CMDREND flag clear bit */ #define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!< CMDSENT flag clear bit */ #define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!< DATAEND flag clear bit */ #define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!< STBITERR flag clear bit */ #define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!< DBCKEND flag clear bit */ #define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!< SDIOIT flag clear bit */ #define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!< CEATAEND flag clear bit */ /****************** Bit definition for SDIO_MASK register *******************/ #define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!< Command CRC Fail Interrupt Enable */ #define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!< Data CRC Fail Interrupt Enable */ #define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!< Command TimeOut Interrupt Enable */ #define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!< Data TimeOut Interrupt Enable */ #define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!< Tx FIFO UnderRun Error Interrupt Enable */ #define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!< Rx FIFO OverRun Error Interrupt Enable */ #define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!< Command Response Received Interrupt Enable */ #define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!< Command Sent Interrupt Enable */ #define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!< Data End Interrupt Enable */ #define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!< Start Bit Error Interrupt Enable */ #define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!< Data Block End Interrupt Enable */ #define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!< Command Acting Interrupt Enable */ #define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!< Data Transmit Acting Interrupt Enable */ #define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!< Data receive acting interrupt enabled */ #define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!< Tx FIFO Half Empty interrupt Enable */ #define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!< Rx FIFO Half Full interrupt Enable */ #define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!< Tx FIFO Full interrupt Enable */ #define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!< Rx FIFO Full interrupt Enable */ #define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!< Tx FIFO Empty interrupt Enable */ #define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!< Rx FIFO Empty interrupt Enable */ #define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!< Data available in Tx FIFO interrupt Enable */ #define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!< Data available in Rx FIFO interrupt Enable */ #define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!< SDIO Mode Interrupt Received interrupt Enable */ #define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!< CE-ATA command completion signal received Interrupt Enable */ /***************** Bit definition for SDIO_FIFOCNT register *****************/ #define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!< Remaining number of words to be written to or read from the FIFO */ /****************** Bit definition for SDIO_FIFO register *******************/ #define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!< Receive and transmit FIFO data */ /******************************************************************************/ /* */ /* USB Device FS */ /* */ /******************************************************************************/ /*!< Endpoint-specific registers */ /******************* Bit definition for USB_EP0R register *******************/ #define USB_EP0R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP0R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP0R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP0R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP0R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP0R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP0R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP0R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP0R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP0R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP0R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP0R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP0R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP0R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP0R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP0R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP1R register *******************/ #define USB_EP1R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP1R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP1R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP1R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP1R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP1R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP1R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP1R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP1R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP1R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP1R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP1R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP1R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP1R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP1R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP1R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP2R register *******************/ #define USB_EP2R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP2R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP2R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP2R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP2R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP2R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP2R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP2R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP2R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP2R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP2R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP2R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP2R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP2R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP2R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP2R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP3R register *******************/ #define USB_EP3R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP3R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP3R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP3R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP3R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP3R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP3R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP3R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP3R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP3R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP3R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP3R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP3R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP3R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP3R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP3R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP4R register *******************/ #define USB_EP4R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP4R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP4R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP4R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP4R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP4R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP4R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP4R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP4R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP4R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP4R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP4R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP4R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP4R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP4R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP4R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP5R register *******************/ #define USB_EP5R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP5R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP5R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP5R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP5R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP5R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP5R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP5R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP5R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP5R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP5R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP5R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP5R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP5R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP5R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP5R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP6R register *******************/ #define USB_EP6R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP6R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP6R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP6R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP6R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP6R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP6R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP6R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP6R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP6R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP6R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP6R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP6R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP6R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP6R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP6R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /******************* Bit definition for USB_EP7R register *******************/ #define USB_EP7R_EA ((uint16_t)0x000F) /*!< Endpoint Address */ #define USB_EP7R_STAT_TX ((uint16_t)0x0030) /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */ #define USB_EP7R_STAT_TX_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define USB_EP7R_STAT_TX_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define USB_EP7R_DTOG_TX ((uint16_t)0x0040) /*!< Data Toggle, for transmission transfers */ #define USB_EP7R_CTR_TX ((uint16_t)0x0080) /*!< Correct Transfer for transmission */ #define USB_EP7R_EP_KIND ((uint16_t)0x0100) /*!< Endpoint Kind */ #define USB_EP7R_EP_TYPE ((uint16_t)0x0600) /*!< EP_TYPE[1:0] bits (Endpoint type) */ #define USB_EP7R_EP_TYPE_0 ((uint16_t)0x0200) /*!< Bit 0 */ #define USB_EP7R_EP_TYPE_1 ((uint16_t)0x0400) /*!< Bit 1 */ #define USB_EP7R_SETUP ((uint16_t)0x0800) /*!< Setup transaction completed */ #define USB_EP7R_STAT_RX ((uint16_t)0x3000) /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */ #define USB_EP7R_STAT_RX_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USB_EP7R_STAT_RX_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USB_EP7R_DTOG_RX ((uint16_t)0x4000) /*!< Data Toggle, for reception transfers */ #define USB_EP7R_CTR_RX ((uint16_t)0x8000) /*!< Correct Transfer for reception */ /*!< Common registers */ /******************* Bit definition for USB_CNTR register *******************/ #define USB_CNTR_FRES ((uint16_t)0x0001) /*!< Force USB Reset */ #define USB_CNTR_PDWN ((uint16_t)0x0002) /*!< Power down */ #define USB_CNTR_LP_MODE ((uint16_t)0x0004) /*!< Low-power mode */ #define USB_CNTR_FSUSP ((uint16_t)0x0008) /*!< Force suspend */ #define USB_CNTR_RESUME ((uint16_t)0x0010) /*!< Resume request */ #define USB_CNTR_ESOFM ((uint16_t)0x0100) /*!< Expected Start Of Frame Interrupt Mask */ #define USB_CNTR_SOFM ((uint16_t)0x0200) /*!< Start Of Frame Interrupt Mask */ #define USB_CNTR_RESETM ((uint16_t)0x0400) /*!< RESET Interrupt Mask */ #define USB_CNTR_SUSPM ((uint16_t)0x0800) /*!< Suspend mode Interrupt Mask */ #define USB_CNTR_WKUPM ((uint16_t)0x1000) /*!< Wakeup Interrupt Mask */ #define USB_CNTR_ERRM ((uint16_t)0x2000) /*!< Error Interrupt Mask */ #define USB_CNTR_PMAOVRM ((uint16_t)0x4000) /*!< Packet Memory Area Over / Underrun Interrupt Mask */ #define USB_CNTR_CTRM ((uint16_t)0x8000) /*!< Correct Transfer Interrupt Mask */ /******************* Bit definition for USB_ISTR register *******************/ #define USB_ISTR_EP_ID ((uint16_t)0x000F) /*!< Endpoint Identifier */ #define USB_ISTR_DIR ((uint16_t)0x0010) /*!< Direction of transaction */ #define USB_ISTR_ESOF ((uint16_t)0x0100) /*!< Expected Start Of Frame */ #define USB_ISTR_SOF ((uint16_t)0x0200) /*!< Start Of Frame */ #define USB_ISTR_RESET ((uint16_t)0x0400) /*!< USB RESET request */ #define USB_ISTR_SUSP ((uint16_t)0x0800) /*!< Suspend mode request */ #define USB_ISTR_WKUP ((uint16_t)0x1000) /*!< Wake up */ #define USB_ISTR_ERR ((uint16_t)0x2000) /*!< Error */ #define USB_ISTR_PMAOVR ((uint16_t)0x4000) /*!< Packet Memory Area Over / Underrun */ #define USB_ISTR_CTR ((uint16_t)0x8000) /*!< Correct Transfer */ /******************* Bit definition for USB_FNR register ********************/ #define USB_FNR_FN ((uint16_t)0x07FF) /*!< Frame Number */ #define USB_FNR_LSOF ((uint16_t)0x1800) /*!< Lost SOF */ #define USB_FNR_LCK ((uint16_t)0x2000) /*!< Locked */ #define USB_FNR_RXDM ((uint16_t)0x4000) /*!< Receive Data - Line Status */ #define USB_FNR_RXDP ((uint16_t)0x8000) /*!< Receive Data + Line Status */ /****************** Bit definition for USB_DADDR register *******************/ #define USB_DADDR_ADD ((uint8_t)0x7F) /*!< ADD[6:0] bits (Device Address) */ #define USB_DADDR_ADD0 ((uint8_t)0x01) /*!< Bit 0 */ #define USB_DADDR_ADD1 ((uint8_t)0x02) /*!< Bit 1 */ #define USB_DADDR_ADD2 ((uint8_t)0x04) /*!< Bit 2 */ #define USB_DADDR_ADD3 ((uint8_t)0x08) /*!< Bit 3 */ #define USB_DADDR_ADD4 ((uint8_t)0x10) /*!< Bit 4 */ #define USB_DADDR_ADD5 ((uint8_t)0x20) /*!< Bit 5 */ #define USB_DADDR_ADD6 ((uint8_t)0x40) /*!< Bit 6 */ #define USB_DADDR_EF ((uint8_t)0x80) /*!< Enable Function */ /****************** Bit definition for USB_BTABLE register ******************/ #define USB_BTABLE_BTABLE ((uint16_t)0xFFF8) /*!< Buffer Table */ /*!< Buffer descriptor table */ /***************** Bit definition for USB_ADDR0_TX register *****************/ #define USB_ADDR0_TX_ADDR0_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 0 */ /***************** Bit definition for USB_ADDR1_TX register *****************/ #define USB_ADDR1_TX_ADDR1_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 1 */ /***************** Bit definition for USB_ADDR2_TX register *****************/ #define USB_ADDR2_TX_ADDR2_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 2 */ /***************** Bit definition for USB_ADDR3_TX register *****************/ #define USB_ADDR3_TX_ADDR3_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 3 */ /***************** Bit definition for USB_ADDR4_TX register *****************/ #define USB_ADDR4_TX_ADDR4_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 4 */ /***************** Bit definition for USB_ADDR5_TX register *****************/ #define USB_ADDR5_TX_ADDR5_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 5 */ /***************** Bit definition for USB_ADDR6_TX register *****************/ #define USB_ADDR6_TX_ADDR6_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 6 */ /***************** Bit definition for USB_ADDR7_TX register *****************/ #define USB_ADDR7_TX_ADDR7_TX ((uint16_t)0xFFFE) /*!< Transmission Buffer Address 7 */ /*----------------------------------------------------------------------------*/ /***************** Bit definition for USB_COUNT0_TX register ****************/ #define USB_COUNT0_TX_COUNT0_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 0 */ /***************** Bit definition for USB_COUNT1_TX register ****************/ #define USB_COUNT1_TX_COUNT1_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 1 */ /***************** Bit definition for USB_COUNT2_TX register ****************/ #define USB_COUNT2_TX_COUNT2_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 2 */ /***************** Bit definition for USB_COUNT3_TX register ****************/ #define USB_COUNT3_TX_COUNT3_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 3 */ /***************** Bit definition for USB_COUNT4_TX register ****************/ #define USB_COUNT4_TX_COUNT4_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 4 */ /***************** Bit definition for USB_COUNT5_TX register ****************/ #define USB_COUNT5_TX_COUNT5_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 5 */ /***************** Bit definition for USB_COUNT6_TX register ****************/ #define USB_COUNT6_TX_COUNT6_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 6 */ /***************** Bit definition for USB_COUNT7_TX register ****************/ #define USB_COUNT7_TX_COUNT7_TX ((uint16_t)0x03FF) /*!< Transmission Byte Count 7 */ /*----------------------------------------------------------------------------*/ /**************** Bit definition for USB_COUNT0_TX_0 register ***************/ #define USB_COUNT0_TX_0_COUNT0_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 0 (low) */ /**************** Bit definition for USB_COUNT0_TX_1 register ***************/ #define USB_COUNT0_TX_1_COUNT0_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 0 (high) */ /**************** Bit definition for USB_COUNT1_TX_0 register ***************/ #define USB_COUNT1_TX_0_COUNT1_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 1 (low) */ /**************** Bit definition for USB_COUNT1_TX_1 register ***************/ #define USB_COUNT1_TX_1_COUNT1_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 1 (high) */ /**************** Bit definition for USB_COUNT2_TX_0 register ***************/ #define USB_COUNT2_TX_0_COUNT2_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 2 (low) */ /**************** Bit definition for USB_COUNT2_TX_1 register ***************/ #define USB_COUNT2_TX_1_COUNT2_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 2 (high) */ /**************** Bit definition for USB_COUNT3_TX_0 register ***************/ #define USB_COUNT3_TX_0_COUNT3_TX_0 ((uint16_t)0x000003FF) /*!< Transmission Byte Count 3 (low) */ /**************** Bit definition for USB_COUNT3_TX_1 register ***************/ #define USB_COUNT3_TX_1_COUNT3_TX_1 ((uint16_t)0x03FF0000) /*!< Transmission Byte Count 3 (high) */ /**************** Bit definition for USB_COUNT4_TX_0 register ***************/ #define USB_COUNT4_TX_0_COUNT4_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 4 (low) */ /**************** Bit definition for USB_COUNT4_TX_1 register ***************/ #define USB_COUNT4_TX_1_COUNT4_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 4 (high) */ /**************** Bit definition for USB_COUNT5_TX_0 register ***************/ #define USB_COUNT5_TX_0_COUNT5_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 5 (low) */ /**************** Bit definition for USB_COUNT5_TX_1 register ***************/ #define USB_COUNT5_TX_1_COUNT5_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 5 (high) */ /**************** Bit definition for USB_COUNT6_TX_0 register ***************/ #define USB_COUNT6_TX_0_COUNT6_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 6 (low) */ /**************** Bit definition for USB_COUNT6_TX_1 register ***************/ #define USB_COUNT6_TX_1_COUNT6_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 6 (high) */ /**************** Bit definition for USB_COUNT7_TX_0 register ***************/ #define USB_COUNT7_TX_0_COUNT7_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 7 (low) */ /**************** Bit definition for USB_COUNT7_TX_1 register ***************/ #define USB_COUNT7_TX_1_COUNT7_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 7 (high) */ /*----------------------------------------------------------------------------*/ /***************** Bit definition for USB_ADDR0_RX register *****************/ #define USB_ADDR0_RX_ADDR0_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 0 */ /***************** Bit definition for USB_ADDR1_RX register *****************/ #define USB_ADDR1_RX_ADDR1_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 1 */ /***************** Bit definition for USB_ADDR2_RX register *****************/ #define USB_ADDR2_RX_ADDR2_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 2 */ /***************** Bit definition for USB_ADDR3_RX register *****************/ #define USB_ADDR3_RX_ADDR3_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 3 */ /***************** Bit definition for USB_ADDR4_RX register *****************/ #define USB_ADDR4_RX_ADDR4_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 4 */ /***************** Bit definition for USB_ADDR5_RX register *****************/ #define USB_ADDR5_RX_ADDR5_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 5 */ /***************** Bit definition for USB_ADDR6_RX register *****************/ #define USB_ADDR6_RX_ADDR6_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 6 */ /***************** Bit definition for USB_ADDR7_RX register *****************/ #define USB_ADDR7_RX_ADDR7_RX ((uint16_t)0xFFFE) /*!< Reception Buffer Address 7 */ /*----------------------------------------------------------------------------*/ /***************** Bit definition for USB_COUNT0_RX register ****************/ #define USB_COUNT0_RX_COUNT0_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT0_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT0_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT0_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT0_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT0_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT0_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT0_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT1_RX register ****************/ #define USB_COUNT1_RX_COUNT1_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT1_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT1_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT1_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT1_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT1_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT1_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT1_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT2_RX register ****************/ #define USB_COUNT2_RX_COUNT2_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT2_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT2_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT2_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT2_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT2_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT2_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT2_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT3_RX register ****************/ #define USB_COUNT3_RX_COUNT3_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT3_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT3_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT3_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT3_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT3_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT3_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT3_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT4_RX register ****************/ #define USB_COUNT4_RX_COUNT4_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT4_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT4_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT4_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT4_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT4_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT4_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT4_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT5_RX register ****************/ #define USB_COUNT5_RX_COUNT5_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT5_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT5_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT5_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT5_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT5_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT5_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT5_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT6_RX register ****************/ #define USB_COUNT6_RX_COUNT6_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT6_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT6_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT6_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT6_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT6_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT6_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT6_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /***************** Bit definition for USB_COUNT7_RX register ****************/ #define USB_COUNT7_RX_COUNT7_RX ((uint16_t)0x03FF) /*!< Reception Byte Count */ #define USB_COUNT7_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!< NUM_BLOCK[4:0] bits (Number of blocks) */ #define USB_COUNT7_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!< Bit 0 */ #define USB_COUNT7_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!< Bit 1 */ #define USB_COUNT7_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!< Bit 2 */ #define USB_COUNT7_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!< Bit 3 */ #define USB_COUNT7_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!< Bit 4 */ #define USB_COUNT7_RX_BLSIZE ((uint16_t)0x8000) /*!< BLock SIZE */ /*----------------------------------------------------------------------------*/ /**************** Bit definition for USB_COUNT0_RX_0 register ***************/ #define USB_COUNT0_RX_0_COUNT0_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT0_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT0_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT0_RX_1 register ***************/ #define USB_COUNT0_RX_1_COUNT0_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT0_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 1 */ #define USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT0_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /**************** Bit definition for USB_COUNT1_RX_0 register ***************/ #define USB_COUNT1_RX_0_COUNT1_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT1_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT1_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT1_RX_1 register ***************/ #define USB_COUNT1_RX_1_COUNT1_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT1_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT1_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /**************** Bit definition for USB_COUNT2_RX_0 register ***************/ #define USB_COUNT2_RX_0_COUNT2_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT2_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT2_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT2_RX_1 register ***************/ #define USB_COUNT2_RX_1_COUNT2_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT2_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT2_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /**************** Bit definition for USB_COUNT3_RX_0 register ***************/ #define USB_COUNT3_RX_0_COUNT3_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT3_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT3_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT3_RX_1 register ***************/ #define USB_COUNT3_RX_1_COUNT3_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT3_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT3_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /**************** Bit definition for USB_COUNT4_RX_0 register ***************/ #define USB_COUNT4_RX_0_COUNT4_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT4_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT4_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT4_RX_1 register ***************/ #define USB_COUNT4_RX_1_COUNT4_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT4_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT4_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /**************** Bit definition for USB_COUNT5_RX_0 register ***************/ #define USB_COUNT5_RX_0_COUNT5_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT5_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT5_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT5_RX_1 register ***************/ #define USB_COUNT5_RX_1_COUNT5_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT5_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT5_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /*************** Bit definition for USB_COUNT6_RX_0 register ***************/ #define USB_COUNT6_RX_0_COUNT6_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT6_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT6_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /**************** Bit definition for USB_COUNT6_RX_1 register ***************/ #define USB_COUNT6_RX_1_COUNT6_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT6_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT6_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /*************** Bit definition for USB_COUNT7_RX_0 register ****************/ #define USB_COUNT7_RX_0_COUNT7_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */ #define USB_COUNT7_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */ #define USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */ #define USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */ #define USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */ #define USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */ #define USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */ #define USB_COUNT7_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */ /*************** Bit definition for USB_COUNT7_RX_1 register ****************/ #define USB_COUNT7_RX_1_COUNT7_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */ #define USB_COUNT7_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */ #define USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */ #define USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */ #define USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */ #define USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */ #define USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */ #define USB_COUNT7_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */ /******************************************************************************/ /* */ /* Controller Area Network */ /* */ /******************************************************************************/ /*!< CAN control and status registers */ /******************* Bit definition for CAN_MCR register ********************/ #define CAN_MCR_INRQ ((uint16_t)0x0001) /*!< Initialization Request */ #define CAN_MCR_SLEEP ((uint16_t)0x0002) /*!< Sleep Mode Request */ #define CAN_MCR_TXFP ((uint16_t)0x0004) /*!< Transmit FIFO Priority */ #define CAN_MCR_RFLM ((uint16_t)0x0008) /*!< Receive FIFO Locked Mode */ #define CAN_MCR_NART ((uint16_t)0x0010) /*!< No Automatic Retransmission */ #define CAN_MCR_AWUM ((uint16_t)0x0020) /*!< Automatic Wakeup Mode */ #define CAN_MCR_ABOM ((uint16_t)0x0040) /*!< Automatic Bus-Off Management */ #define CAN_MCR_TTCM ((uint16_t)0x0080) /*!< Time Triggered Communication Mode */ #define CAN_MCR_RESET ((uint16_t)0x8000) /*!< CAN software master reset */ /******************* Bit definition for CAN_MSR register ********************/ #define CAN_MSR_INAK ((uint16_t)0x0001) /*!< Initialization Acknowledge */ #define CAN_MSR_SLAK ((uint16_t)0x0002) /*!< Sleep Acknowledge */ #define CAN_MSR_ERRI ((uint16_t)0x0004) /*!< Error Interrupt */ #define CAN_MSR_WKUI ((uint16_t)0x0008) /*!< Wakeup Interrupt */ #define CAN_MSR_SLAKI ((uint16_t)0x0010) /*!< Sleep Acknowledge Interrupt */ #define CAN_MSR_TXM ((uint16_t)0x0100) /*!< Transmit Mode */ #define CAN_MSR_RXM ((uint16_t)0x0200) /*!< Receive Mode */ #define CAN_MSR_SAMP ((uint16_t)0x0400) /*!< Last Sample Point */ #define CAN_MSR_RX ((uint16_t)0x0800) /*!< CAN Rx Signal */ /******************* Bit definition for CAN_TSR register ********************/ #define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!< Request Completed Mailbox0 */ #define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!< Transmission OK of Mailbox0 */ #define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!< Arbitration Lost for Mailbox0 */ #define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!< Transmission Error of Mailbox0 */ #define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!< Abort Request for Mailbox0 */ #define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!< Request Completed Mailbox1 */ #define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!< Transmission OK of Mailbox1 */ #define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!< Arbitration Lost for Mailbox1 */ #define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!< Transmission Error of Mailbox1 */ #define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!< Abort Request for Mailbox 1 */ #define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!< Request Completed Mailbox2 */ #define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!< Transmission OK of Mailbox 2 */ #define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!< Arbitration Lost for mailbox 2 */ #define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!< Transmission Error of Mailbox 2 */ #define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!< Abort Request for Mailbox 2 */ #define CAN_TSR_CODE ((uint32_t)0x03000000) /*!< Mailbox Code */ #define CAN_TSR_TME ((uint32_t)0x1C000000) /*!< TME[2:0] bits */ #define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!< Transmit Mailbox 0 Empty */ #define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!< Transmit Mailbox 1 Empty */ #define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!< Transmit Mailbox 2 Empty */ #define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!< LOW[2:0] bits */ #define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!< Lowest Priority Flag for Mailbox 0 */ #define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!< Lowest Priority Flag for Mailbox 1 */ #define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!< Lowest Priority Flag for Mailbox 2 */ /******************* Bit definition for CAN_RF0R register *******************/ #define CAN_RF0R_FMP0 ((uint8_t)0x03) /*!< FIFO 0 Message Pending */ #define CAN_RF0R_FULL0 ((uint8_t)0x08) /*!< FIFO 0 Full */ #define CAN_RF0R_FOVR0 ((uint8_t)0x10) /*!< FIFO 0 Overrun */ #define CAN_RF0R_RFOM0 ((uint8_t)0x20) /*!< Release FIFO 0 Output Mailbox */ /******************* Bit definition for CAN_RF1R register *******************/ #define CAN_RF1R_FMP1 ((uint8_t)0x03) /*!< FIFO 1 Message Pending */ #define CAN_RF1R_FULL1 ((uint8_t)0x08) /*!< FIFO 1 Full */ #define CAN_RF1R_FOVR1 ((uint8_t)0x10) /*!< FIFO 1 Overrun */ #define CAN_RF1R_RFOM1 ((uint8_t)0x20) /*!< Release FIFO 1 Output Mailbox */ /******************** Bit definition for CAN_IER register *******************/ #define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!< Transmit Mailbox Empty Interrupt Enable */ #define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!< FIFO Message Pending Interrupt Enable */ #define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!< FIFO Full Interrupt Enable */ #define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!< FIFO Overrun Interrupt Enable */ #define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!< FIFO Message Pending Interrupt Enable */ #define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!< FIFO Full Interrupt Enable */ #define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!< FIFO Overrun Interrupt Enable */ #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!< Error Warning Interrupt Enable */ #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!< Error Passive Interrupt Enable */ #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!< Bus-Off Interrupt Enable */ #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!< Last Error Code Interrupt Enable */ #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!< Error Interrupt Enable */ #define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!< Wakeup Interrupt Enable */ #define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!< Sleep Interrupt Enable */ /******************** Bit definition for CAN_ESR register *******************/ #define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!< Error Warning Flag */ #define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!< Error Passive Flag */ #define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!< Bus-Off Flag */ #define CAN_ESR_LEC ((uint32_t)0x00000070) /*!< LEC[2:0] bits (Last Error Code) */ #define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!< Bit 0 */ #define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!< Bit 1 */ #define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!< Bit 2 */ #define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!< Least significant byte of the 9-bit Transmit Error Counter */ #define CAN_ESR_REC ((uint32_t)0xFF000000) /*!< Receive Error Counter */ /******************* Bit definition for CAN_BTR register ********************/ #define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!< Baud Rate Prescaler */ #define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!< Time Segment 1 */ #define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!< Time Segment 2 */ #define CAN_BTR_SJW ((uint32_t)0x03000000) /*!< Resynchronization Jump Width */ #define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!< Loop Back Mode (Debug) */ #define CAN_BTR_SILM ((uint32_t)0x80000000) /*!< Silent Mode */ /*!< Mailbox registers */ /****************** Bit definition for CAN_TI0R register ********************/ #define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!< Transmit Mailbox Request */ #define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!< Remote Transmission Request */ #define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!< Identifier Extension */ #define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!< Extended Identifier */ #define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!< Standard Identifier or Extended Identifier */ /****************** Bit definition for CAN_TDT0R register *******************/ #define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!< Data Length Code */ #define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!< Transmit Global Time */ #define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!< Message Time Stamp */ /****************** Bit definition for CAN_TDL0R register *******************/ #define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!< Data byte 0 */ #define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!< Data byte 1 */ #define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!< Data byte 2 */ #define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!< Data byte 3 */ /****************** Bit definition for CAN_TDH0R register *******************/ #define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!< Data byte 4 */ #define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!< Data byte 5 */ #define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!< Data byte 6 */ #define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!< Data byte 7 */ /******************* Bit definition for CAN_TI1R register *******************/ #define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!< Transmit Mailbox Request */ #define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!< Remote Transmission Request */ #define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!< Identifier Extension */ #define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!< Extended Identifier */ #define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!< Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_TDT1R register ******************/ #define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!< Data Length Code */ #define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!< Transmit Global Time */ #define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!< Message Time Stamp */ /******************* Bit definition for CAN_TDL1R register ******************/ #define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!< Data byte 0 */ #define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!< Data byte 1 */ #define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!< Data byte 2 */ #define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!< Data byte 3 */ /******************* Bit definition for CAN_TDH1R register ******************/ #define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!< Data byte 4 */ #define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!< Data byte 5 */ #define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!< Data byte 6 */ #define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!< Data byte 7 */ /******************* Bit definition for CAN_TI2R register *******************/ #define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!< Transmit Mailbox Request */ #define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!< Remote Transmission Request */ #define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!< Identifier Extension */ #define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!< Extended identifier */ #define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!< Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_TDT2R register ******************/ #define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!< Data Length Code */ #define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!< Transmit Global Time */ #define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!< Message Time Stamp */ /******************* Bit definition for CAN_TDL2R register ******************/ #define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!< Data byte 0 */ #define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!< Data byte 1 */ #define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!< Data byte 2 */ #define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!< Data byte 3 */ /******************* Bit definition for CAN_TDH2R register ******************/ #define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!< Data byte 4 */ #define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!< Data byte 5 */ #define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!< Data byte 6 */ #define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!< Data byte 7 */ /******************* Bit definition for CAN_RI0R register *******************/ #define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!< Remote Transmission Request */ #define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!< Identifier Extension */ #define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!< Extended Identifier */ #define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!< Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_RDT0R register ******************/ #define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!< Data Length Code */ #define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!< Filter Match Index */ #define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!< Message Time Stamp */ /******************* Bit definition for CAN_RDL0R register ******************/ #define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!< Data byte 0 */ #define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!< Data byte 1 */ #define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!< Data byte 2 */ #define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!< Data byte 3 */ /******************* Bit definition for CAN_RDH0R register ******************/ #define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!< Data byte 4 */ #define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!< Data byte 5 */ #define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!< Data byte 6 */ #define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!< Data byte 7 */ /******************* Bit definition for CAN_RI1R register *******************/ #define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!< Remote Transmission Request */ #define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!< Identifier Extension */ #define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!< Extended identifier */ #define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!< Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_RDT1R register ******************/ #define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!< Data Length Code */ #define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!< Filter Match Index */ #define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!< Message Time Stamp */ /******************* Bit definition for CAN_RDL1R register ******************/ #define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!< Data byte 0 */ #define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!< Data byte 1 */ #define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!< Data byte 2 */ #define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!< Data byte 3 */ /******************* Bit definition for CAN_RDH1R register ******************/ #define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!< Data byte 4 */ #define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!< Data byte 5 */ #define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!< Data byte 6 */ #define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!< Data byte 7 */ /*!< CAN filter registers */ /******************* Bit definition for CAN_FMR register ********************/ #define CAN_FMR_FINIT ((uint8_t)0x01) /*!< Filter Init Mode */ /******************* Bit definition for CAN_FM1R register *******************/ #define CAN_FM1R_FBM ((uint16_t)0x3FFF) /*!< Filter Mode */ #define CAN_FM1R_FBM0 ((uint16_t)0x0001) /*!< Filter Init Mode bit 0 */ #define CAN_FM1R_FBM1 ((uint16_t)0x0002) /*!< Filter Init Mode bit 1 */ #define CAN_FM1R_FBM2 ((uint16_t)0x0004) /*!< Filter Init Mode bit 2 */ #define CAN_FM1R_FBM3 ((uint16_t)0x0008) /*!< Filter Init Mode bit 3 */ #define CAN_FM1R_FBM4 ((uint16_t)0x0010) /*!< Filter Init Mode bit 4 */ #define CAN_FM1R_FBM5 ((uint16_t)0x0020) /*!< Filter Init Mode bit 5 */ #define CAN_FM1R_FBM6 ((uint16_t)0x0040) /*!< Filter Init Mode bit 6 */ #define CAN_FM1R_FBM7 ((uint16_t)0x0080) /*!< Filter Init Mode bit 7 */ #define CAN_FM1R_FBM8 ((uint16_t)0x0100) /*!< Filter Init Mode bit 8 */ #define CAN_FM1R_FBM9 ((uint16_t)0x0200) /*!< Filter Init Mode bit 9 */ #define CAN_FM1R_FBM10 ((uint16_t)0x0400) /*!< Filter Init Mode bit 10 */ #define CAN_FM1R_FBM11 ((uint16_t)0x0800) /*!< Filter Init Mode bit 11 */ #define CAN_FM1R_FBM12 ((uint16_t)0x1000) /*!< Filter Init Mode bit 12 */ #define CAN_FM1R_FBM13 ((uint16_t)0x2000) /*!< Filter Init Mode bit 13 */ /******************* Bit definition for CAN_FS1R register *******************/ #define CAN_FS1R_FSC ((uint16_t)0x3FFF) /*!< Filter Scale Configuration */ #define CAN_FS1R_FSC0 ((uint16_t)0x0001) /*!< Filter Scale Configuration bit 0 */ #define CAN_FS1R_FSC1 ((uint16_t)0x0002) /*!< Filter Scale Configuration bit 1 */ #define CAN_FS1R_FSC2 ((uint16_t)0x0004) /*!< Filter Scale Configuration bit 2 */ #define CAN_FS1R_FSC3 ((uint16_t)0x0008) /*!< Filter Scale Configuration bit 3 */ #define CAN_FS1R_FSC4 ((uint16_t)0x0010) /*!< Filter Scale Configuration bit 4 */ #define CAN_FS1R_FSC5 ((uint16_t)0x0020) /*!< Filter Scale Configuration bit 5 */ #define CAN_FS1R_FSC6 ((uint16_t)0x0040) /*!< Filter Scale Configuration bit 6 */ #define CAN_FS1R_FSC7 ((uint16_t)0x0080) /*!< Filter Scale Configuration bit 7 */ #define CAN_FS1R_FSC8 ((uint16_t)0x0100) /*!< Filter Scale Configuration bit 8 */ #define CAN_FS1R_FSC9 ((uint16_t)0x0200) /*!< Filter Scale Configuration bit 9 */ #define CAN_FS1R_FSC10 ((uint16_t)0x0400) /*!< Filter Scale Configuration bit 10 */ #define CAN_FS1R_FSC11 ((uint16_t)0x0800) /*!< Filter Scale Configuration bit 11 */ #define CAN_FS1R_FSC12 ((uint16_t)0x1000) /*!< Filter Scale Configuration bit 12 */ #define CAN_FS1R_FSC13 ((uint16_t)0x2000) /*!< Filter Scale Configuration bit 13 */ /****************** Bit definition for CAN_FFA1R register *******************/ #define CAN_FFA1R_FFA ((uint16_t)0x3FFF) /*!< Filter FIFO Assignment */ #define CAN_FFA1R_FFA0 ((uint16_t)0x0001) /*!< Filter FIFO Assignment for Filter 0 */ #define CAN_FFA1R_FFA1 ((uint16_t)0x0002) /*!< Filter FIFO Assignment for Filter 1 */ #define CAN_FFA1R_FFA2 ((uint16_t)0x0004) /*!< Filter FIFO Assignment for Filter 2 */ #define CAN_FFA1R_FFA3 ((uint16_t)0x0008) /*!< Filter FIFO Assignment for Filter 3 */ #define CAN_FFA1R_FFA4 ((uint16_t)0x0010) /*!< Filter FIFO Assignment for Filter 4 */ #define CAN_FFA1R_FFA5 ((uint16_t)0x0020) /*!< Filter FIFO Assignment for Filter 5 */ #define CAN_FFA1R_FFA6 ((uint16_t)0x0040) /*!< Filter FIFO Assignment for Filter 6 */ #define CAN_FFA1R_FFA7 ((uint16_t)0x0080) /*!< Filter FIFO Assignment for Filter 7 */ #define CAN_FFA1R_FFA8 ((uint16_t)0x0100) /*!< Filter FIFO Assignment for Filter 8 */ #define CAN_FFA1R_FFA9 ((uint16_t)0x0200) /*!< Filter FIFO Assignment for Filter 9 */ #define CAN_FFA1R_FFA10 ((uint16_t)0x0400) /*!< Filter FIFO Assignment for Filter 10 */ #define CAN_FFA1R_FFA11 ((uint16_t)0x0800) /*!< Filter FIFO Assignment for Filter 11 */ #define CAN_FFA1R_FFA12 ((uint16_t)0x1000) /*!< Filter FIFO Assignment for Filter 12 */ #define CAN_FFA1R_FFA13 ((uint16_t)0x2000) /*!< Filter FIFO Assignment for Filter 13 */ /******************* Bit definition for CAN_FA1R register *******************/ #define CAN_FA1R_FACT ((uint16_t)0x3FFF) /*!< Filter Active */ #define CAN_FA1R_FACT0 ((uint16_t)0x0001) /*!< Filter 0 Active */ #define CAN_FA1R_FACT1 ((uint16_t)0x0002) /*!< Filter 1 Active */ #define CAN_FA1R_FACT2 ((uint16_t)0x0004) /*!< Filter 2 Active */ #define CAN_FA1R_FACT3 ((uint16_t)0x0008) /*!< Filter 3 Active */ #define CAN_FA1R_FACT4 ((uint16_t)0x0010) /*!< Filter 4 Active */ #define CAN_FA1R_FACT5 ((uint16_t)0x0020) /*!< Filter 5 Active */ #define CAN_FA1R_FACT6 ((uint16_t)0x0040) /*!< Filter 6 Active */ #define CAN_FA1R_FACT7 ((uint16_t)0x0080) /*!< Filter 7 Active */ #define CAN_FA1R_FACT8 ((uint16_t)0x0100) /*!< Filter 8 Active */ #define CAN_FA1R_FACT9 ((uint16_t)0x0200) /*!< Filter 9 Active */ #define CAN_FA1R_FACT10 ((uint16_t)0x0400) /*!< Filter 10 Active */ #define CAN_FA1R_FACT11 ((uint16_t)0x0800) /*!< Filter 11 Active */ #define CAN_FA1R_FACT12 ((uint16_t)0x1000) /*!< Filter 12 Active */ #define CAN_FA1R_FACT13 ((uint16_t)0x2000) /*!< Filter 13 Active */ /******************* Bit definition for CAN_F0R1 register *******************/ #define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F1R1 register *******************/ #define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F2R1 register *******************/ #define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F3R1 register *******************/ #define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F4R1 register *******************/ #define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F5R1 register *******************/ #define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F6R1 register *******************/ #define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F7R1 register *******************/ #define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F8R1 register *******************/ #define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F9R1 register *******************/ #define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F10R1 register ******************/ #define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F11R1 register ******************/ #define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F12R1 register ******************/ #define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F13R1 register ******************/ #define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F0R2 register *******************/ #define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F1R2 register *******************/ #define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F2R2 register *******************/ #define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F3R2 register *******************/ #define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F4R2 register *******************/ #define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F5R2 register *******************/ #define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F6R2 register *******************/ #define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F7R2 register *******************/ #define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F8R2 register *******************/ #define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F9R2 register *******************/ #define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F10R2 register ******************/ #define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F11R2 register ******************/ #define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F12R2 register ******************/ #define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************* Bit definition for CAN_F13R2 register ******************/ #define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!< Filter bit 0 */ #define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!< Filter bit 1 */ #define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!< Filter bit 2 */ #define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!< Filter bit 3 */ #define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!< Filter bit 4 */ #define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!< Filter bit 5 */ #define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!< Filter bit 6 */ #define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!< Filter bit 7 */ #define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!< Filter bit 8 */ #define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!< Filter bit 9 */ #define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!< Filter bit 10 */ #define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!< Filter bit 11 */ #define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!< Filter bit 12 */ #define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!< Filter bit 13 */ #define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!< Filter bit 14 */ #define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!< Filter bit 15 */ #define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!< Filter bit 16 */ #define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!< Filter bit 17 */ #define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!< Filter bit 18 */ #define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!< Filter bit 19 */ #define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!< Filter bit 20 */ #define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!< Filter bit 21 */ #define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!< Filter bit 22 */ #define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!< Filter bit 23 */ #define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!< Filter bit 24 */ #define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!< Filter bit 25 */ #define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!< Filter bit 26 */ #define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!< Filter bit 27 */ #define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!< Filter bit 28 */ #define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!< Filter bit 29 */ #define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!< Filter bit 30 */ #define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!< Filter bit 31 */ /******************************************************************************/ /* */ /* Serial Peripheral Interface */ /* */ /******************************************************************************/ /******************* Bit definition for SPI_CR1 register ********************/ #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ #define SPI_CR1_CPOL ((uint16_t)0x0002) /*!< Clock Polarity */ #define SPI_CR1_MSTR ((uint16_t)0x0004) /*!< Master Selection */ #define SPI_CR1_BR ((uint16_t)0x0038) /*!< BR[2:0] bits (Baud Rate Control) */ #define SPI_CR1_BR_0 ((uint16_t)0x0008) /*!< Bit 0 */ #define SPI_CR1_BR_1 ((uint16_t)0x0010) /*!< Bit 1 */ #define SPI_CR1_BR_2 ((uint16_t)0x0020) /*!< Bit 2 */ #define SPI_CR1_SPE ((uint16_t)0x0040) /*!< SPI Enable */ #define SPI_CR1_LSBFIRST ((uint16_t)0x0080) /*!< Frame Format */ #define SPI_CR1_SSI ((uint16_t)0x0100) /*!< Internal slave select */ #define SPI_CR1_SSM ((uint16_t)0x0200) /*!< Software slave management */ #define SPI_CR1_RXONLY ((uint16_t)0x0400) /*!< Receive only */ #define SPI_CR1_DFF ((uint16_t)0x0800) /*!< Data Frame Format */ #define SPI_CR1_CRCNEXT ((uint16_t)0x1000) /*!< Transmit CRC next */ #define SPI_CR1_CRCEN ((uint16_t)0x2000) /*!< Hardware CRC calculation enable */ #define SPI_CR1_BIDIOE ((uint16_t)0x4000) /*!< Output enable in bidirectional mode */ #define SPI_CR1_BIDIMODE ((uint16_t)0x8000) /*!< Bidirectional data mode enable */ /******************* Bit definition for SPI_CR2 register ********************/ #define SPI_CR2_RXDMAEN ((uint8_t)0x01) /*!< Rx Buffer DMA Enable */ #define SPI_CR2_TXDMAEN ((uint8_t)0x02) /*!< Tx Buffer DMA Enable */ #define SPI_CR2_SSOE ((uint8_t)0x04) /*!< SS Output Enable */ #define SPI_CR2_ERRIE ((uint8_t)0x20) /*!< Error Interrupt Enable */ #define SPI_CR2_RXNEIE ((uint8_t)0x40) /*!< RX buffer Not Empty Interrupt Enable */ #define SPI_CR2_TXEIE ((uint8_t)0x80) /*!< Tx buffer Empty Interrupt Enable */ /******************** Bit definition for SPI_SR register ********************/ #define SPI_SR_RXNE ((uint8_t)0x01) /*!< Receive buffer Not Empty */ #define SPI_SR_TXE ((uint8_t)0x02) /*!< Transmit buffer Empty */ #define SPI_SR_CHSIDE ((uint8_t)0x04) /*!< Channel side */ #define SPI_SR_UDR ((uint8_t)0x08) /*!< Underrun flag */ #define SPI_SR_CRCERR ((uint8_t)0x10) /*!< CRC Error flag */ #define SPI_SR_MODF ((uint8_t)0x20) /*!< Mode fault */ #define SPI_SR_OVR ((uint8_t)0x40) /*!< Overrun flag */ #define SPI_SR_BSY ((uint8_t)0x80) /*!< Busy flag */ /******************** Bit definition for SPI_DR register ********************/ #define SPI_DR_DR ((uint16_t)0xFFFF) /*!< Data Register */ /******************* Bit definition for SPI_CRCPR register ******************/ #define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF) /*!< CRC polynomial register */ /****************** Bit definition for SPI_RXCRCR register ******************/ #define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF) /*!< Rx CRC Register */ /****************** Bit definition for SPI_TXCRCR register ******************/ #define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF) /*!< Tx CRC Register */ /****************** Bit definition for SPI_I2SCFGR register *****************/ #define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001) /*!< Channel length (number of bits per audio channel) */ #define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006) /*!< DATLEN[1:0] bits (Data length to be transferred) */ #define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002) /*!< Bit 0 */ #define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004) /*!< Bit 1 */ #define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008) /*!< steady state clock polarity */ #define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030) /*!< I2SSTD[1:0] bits (I2S standard selection) */ #define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010) /*!< Bit 0 */ #define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020) /*!< Bit 1 */ #define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080) /*!< PCM frame synchronization */ #define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300) /*!< I2SCFG[1:0] bits (I2S configuration mode) */ #define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100) /*!< Bit 0 */ #define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200) /*!< Bit 1 */ #define SPI_I2SCFGR_I2SE ((uint16_t)0x0400) /*!< I2S Enable */ #define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800) /*!< I2S mode selection */ /****************** Bit definition for SPI_I2SPR register *******************/ #define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF) /*!< I2S Linear prescaler */ #define SPI_I2SPR_ODD ((uint16_t)0x0100) /*!< Odd factor for the prescaler */ #define SPI_I2SPR_MCKOE ((uint16_t)0x0200) /*!< Master Clock Output Enable */ /******************************************************************************/ /* */ /* Inter-integrated Circuit Interface */ /* */ /******************************************************************************/ /******************* Bit definition for I2C_CR1 register ********************/ #define I2C_CR1_PE ((uint16_t)0x0001) /*!< Peripheral Enable */ #define I2C_CR1_SMBUS ((uint16_t)0x0002) /*!< SMBus Mode */ #define I2C_CR1_SMBTYPE ((uint16_t)0x0008) /*!< SMBus Type */ #define I2C_CR1_ENARP ((uint16_t)0x0010) /*!< ARP Enable */ #define I2C_CR1_ENPEC ((uint16_t)0x0020) /*!< PEC Enable */ #define I2C_CR1_ENGC ((uint16_t)0x0040) /*!< General Call Enable */ #define I2C_CR1_NOSTRETCH ((uint16_t)0x0080) /*!< Clock Stretching Disable (Slave mode) */ #define I2C_CR1_START ((uint16_t)0x0100) /*!< Start Generation */ #define I2C_CR1_STOP ((uint16_t)0x0200) /*!< Stop Generation */ #define I2C_CR1_ACK ((uint16_t)0x0400) /*!< Acknowledge Enable */ #define I2C_CR1_POS ((uint16_t)0x0800) /*!< Acknowledge/PEC Position (for data reception) */ #define I2C_CR1_PEC ((uint16_t)0x1000) /*!< Packet Error Checking */ #define I2C_CR1_ALERT ((uint16_t)0x2000) /*!< SMBus Alert */ #define I2C_CR1_SWRST ((uint16_t)0x8000) /*!< Software Reset */ /******************* Bit definition for I2C_CR2 register ********************/ #define I2C_CR2_FREQ ((uint16_t)0x003F) /*!< FREQ[5:0] bits (Peripheral Clock Frequency) */ #define I2C_CR2_FREQ_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define I2C_CR2_FREQ_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define I2C_CR2_FREQ_2 ((uint16_t)0x0004) /*!< Bit 2 */ #define I2C_CR2_FREQ_3 ((uint16_t)0x0008) /*!< Bit 3 */ #define I2C_CR2_FREQ_4 ((uint16_t)0x0010) /*!< Bit 4 */ #define I2C_CR2_FREQ_5 ((uint16_t)0x0020) /*!< Bit 5 */ #define I2C_CR2_ITERREN ((uint16_t)0x0100) /*!< Error Interrupt Enable */ #define I2C_CR2_ITEVTEN ((uint16_t)0x0200) /*!< Event Interrupt Enable */ #define I2C_CR2_ITBUFEN ((uint16_t)0x0400) /*!< Buffer Interrupt Enable */ #define I2C_CR2_DMAEN ((uint16_t)0x0800) /*!< DMA Requests Enable */ #define I2C_CR2_LAST ((uint16_t)0x1000) /*!< DMA Last Transfer */ /******************* Bit definition for I2C_OAR1 register *******************/ #define I2C_OAR1_ADD1_7 ((uint16_t)0x00FE) /*!< Interface Address */ #define I2C_OAR1_ADD8_9 ((uint16_t)0x0300) /*!< Interface Address */ #define I2C_OAR1_ADD0 ((uint16_t)0x0001) /*!< Bit 0 */ #define I2C_OAR1_ADD1 ((uint16_t)0x0002) /*!< Bit 1 */ #define I2C_OAR1_ADD2 ((uint16_t)0x0004) /*!< Bit 2 */ #define I2C_OAR1_ADD3 ((uint16_t)0x0008) /*!< Bit 3 */ #define I2C_OAR1_ADD4 ((uint16_t)0x0010) /*!< Bit 4 */ #define I2C_OAR1_ADD5 ((uint16_t)0x0020) /*!< Bit 5 */ #define I2C_OAR1_ADD6 ((uint16_t)0x0040) /*!< Bit 6 */ #define I2C_OAR1_ADD7 ((uint16_t)0x0080) /*!< Bit 7 */ #define I2C_OAR1_ADD8 ((uint16_t)0x0100) /*!< Bit 8 */ #define I2C_OAR1_ADD9 ((uint16_t)0x0200) /*!< Bit 9 */ #define I2C_OAR1_ADDMODE ((uint16_t)0x8000) /*!< Addressing Mode (Slave mode) */ /******************* Bit definition for I2C_OAR2 register *******************/ #define I2C_OAR2_ENDUAL ((uint8_t)0x01) /*!< Dual addressing mode enable */ #define I2C_OAR2_ADD2 ((uint8_t)0xFE) /*!< Interface address */ /******************** Bit definition for I2C_DR register ********************/ #define I2C_DR_DR ((uint8_t)0xFF) /*!< 8-bit Data Register */ /******************* Bit definition for I2C_SR1 register ********************/ #define I2C_SR1_SB ((uint16_t)0x0001) /*!< Start Bit (Master mode) */ #define I2C_SR1_ADDR ((uint16_t)0x0002) /*!< Address sent (master mode)/matched (slave mode) */ #define I2C_SR1_BTF ((uint16_t)0x0004) /*!< Byte Transfer Finished */ #define I2C_SR1_ADD10 ((uint16_t)0x0008) /*!< 10-bit header sent (Master mode) */ #define I2C_SR1_STOPF ((uint16_t)0x0010) /*!< Stop detection (Slave mode) */ #define I2C_SR1_RXNE ((uint16_t)0x0040) /*!< Data Register not Empty (receivers) */ #define I2C_SR1_TXE ((uint16_t)0x0080) /*!< Data Register Empty (transmitters) */ #define I2C_SR1_BERR ((uint16_t)0x0100) /*!< Bus Error */ #define I2C_SR1_ARLO ((uint16_t)0x0200) /*!< Arbitration Lost (master mode) */ #define I2C_SR1_AF ((uint16_t)0x0400) /*!< Acknowledge Failure */ #define I2C_SR1_OVR ((uint16_t)0x0800) /*!< Overrun/Underrun */ #define I2C_SR1_PECERR ((uint16_t)0x1000) /*!< PEC Error in reception */ #define I2C_SR1_TIMEOUT ((uint16_t)0x4000) /*!< Timeout or Tlow Error */ #define I2C_SR1_SMBALERT ((uint16_t)0x8000) /*!< SMBus Alert */ /******************* Bit definition for I2C_SR2 register ********************/ #define I2C_SR2_MSL ((uint16_t)0x0001) /*!< Master/Slave */ #define I2C_SR2_BUSY ((uint16_t)0x0002) /*!< Bus Busy */ #define I2C_SR2_TRA ((uint16_t)0x0004) /*!< Transmitter/Receiver */ #define I2C_SR2_GENCALL ((uint16_t)0x0010) /*!< General Call Address (Slave mode) */ #define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020) /*!< SMBus Device Default Address (Slave mode) */ #define I2C_SR2_SMBHOST ((uint16_t)0x0040) /*!< SMBus Host Header (Slave mode) */ #define I2C_SR2_DUALF ((uint16_t)0x0080) /*!< Dual Flag (Slave mode) */ #define I2C_SR2_PEC ((uint16_t)0xFF00) /*!< Packet Error Checking Register */ /******************* Bit definition for I2C_CCR register ********************/ #define I2C_CCR_CCR ((uint16_t)0x0FFF) /*!< Clock Control Register in Fast/Standard mode (Master mode) */ #define I2C_CCR_DUTY ((uint16_t)0x4000) /*!< Fast Mode Duty Cycle */ #define I2C_CCR_FS ((uint16_t)0x8000) /*!< I2C Master Mode Selection */ /****************** Bit definition for I2C_TRISE register *******************/ #define I2C_TRISE_TRISE ((uint8_t)0x3F) /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */ /******************************************************************************/ /* */ /* Universal Synchronous Asynchronous Receiver Transmitter */ /* */ /******************************************************************************/ /******************* Bit definition for USART_SR register *******************/ #define USART_SR_PE ((uint16_t)0x0001) /*!< Parity Error */ #define USART_SR_FE ((uint16_t)0x0002) /*!< Framing Error */ #define USART_SR_NE ((uint16_t)0x0004) /*!< Noise Error Flag */ #define USART_SR_ORE ((uint16_t)0x0008) /*!< OverRun Error */ #define USART_SR_IDLE ((uint16_t)0x0010) /*!< IDLE line detected */ #define USART_SR_RXNE ((uint16_t)0x0020) /*!< Read Data Register Not Empty */ #define USART_SR_TC ((uint16_t)0x0040) /*!< Transmission Complete */ #define USART_SR_TXE ((uint16_t)0x0080) /*!< Transmit Data Register Empty */ #define USART_SR_LBD ((uint16_t)0x0100) /*!< LIN Break Detection Flag */ #define USART_SR_CTS ((uint16_t)0x0200) /*!< CTS Flag */ /******************* Bit definition for USART_DR register *******************/ #define USART_DR_DR ((uint16_t)0x01FF) /*!< Data value */ /****************** Bit definition for USART_BRR register *******************/ #define USART_BRR_DIV_Fraction ((uint16_t)0x000F) /*!< Fraction of USARTDIV */ #define USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0) /*!< Mantissa of USARTDIV */ /****************** Bit definition for USART_CR1 register *******************/ #define USART_CR1_SBK ((uint16_t)0x0001) /*!< Send Break */ #define USART_CR1_RWU ((uint16_t)0x0002) /*!< Receiver wakeup */ #define USART_CR1_RE ((uint16_t)0x0004) /*!< Receiver Enable */ #define USART_CR1_TE ((uint16_t)0x0008) /*!< Transmitter Enable */ #define USART_CR1_IDLEIE ((uint16_t)0x0010) /*!< IDLE Interrupt Enable */ #define USART_CR1_RXNEIE ((uint16_t)0x0020) /*!< RXNE Interrupt Enable */ #define USART_CR1_TCIE ((uint16_t)0x0040) /*!< Transmission Complete Interrupt Enable */ #define USART_CR1_TXEIE ((uint16_t)0x0080) /*!< PE Interrupt Enable */ #define USART_CR1_PEIE ((uint16_t)0x0100) /*!< PE Interrupt Enable */ #define USART_CR1_PS ((uint16_t)0x0200) /*!< Parity Selection */ #define USART_CR1_PCE ((uint16_t)0x0400) /*!< Parity Control Enable */ #define USART_CR1_WAKE ((uint16_t)0x0800) /*!< Wakeup method */ #define USART_CR1_M ((uint16_t)0x1000) /*!< Word length */ #define USART_CR1_UE ((uint16_t)0x2000) /*!< USART Enable */ #define USART_CR1_OVER8 ((uint16_t)0x8000) /*!< USART Oversmapling 8-bits */ /****************** Bit definition for USART_CR2 register *******************/ #define USART_CR2_ADD ((uint16_t)0x000F) /*!< Address of the USART node */ #define USART_CR2_LBDL ((uint16_t)0x0020) /*!< LIN Break Detection Length */ #define USART_CR2_LBDIE ((uint16_t)0x0040) /*!< LIN Break Detection Interrupt Enable */ #define USART_CR2_LBCL ((uint16_t)0x0100) /*!< Last Bit Clock pulse */ #define USART_CR2_CPHA ((uint16_t)0x0200) /*!< Clock Phase */ #define USART_CR2_CPOL ((uint16_t)0x0400) /*!< Clock Polarity */ #define USART_CR2_CLKEN ((uint16_t)0x0800) /*!< Clock Enable */ #define USART_CR2_STOP ((uint16_t)0x3000) /*!< STOP[1:0] bits (STOP bits) */ #define USART_CR2_STOP_0 ((uint16_t)0x1000) /*!< Bit 0 */ #define USART_CR2_STOP_1 ((uint16_t)0x2000) /*!< Bit 1 */ #define USART_CR2_LINEN ((uint16_t)0x4000) /*!< LIN mode enable */ /****************** Bit definition for USART_CR3 register *******************/ #define USART_CR3_EIE ((uint16_t)0x0001) /*!< Error Interrupt Enable */ #define USART_CR3_IREN ((uint16_t)0x0002) /*!< IrDA mode Enable */ #define USART_CR3_IRLP ((uint16_t)0x0004) /*!< IrDA Low-Power */ #define USART_CR3_HDSEL ((uint16_t)0x0008) /*!< Half-Duplex Selection */ #define USART_CR3_NACK ((uint16_t)0x0010) /*!< Smartcard NACK enable */ #define USART_CR3_SCEN ((uint16_t)0x0020) /*!< Smartcard mode enable */ #define USART_CR3_DMAR ((uint16_t)0x0040) /*!< DMA Enable Receiver */ #define USART_CR3_DMAT ((uint16_t)0x0080) /*!< DMA Enable Transmitter */ #define USART_CR3_RTSE ((uint16_t)0x0100) /*!< RTS Enable */ #define USART_CR3_CTSE ((uint16_t)0x0200) /*!< CTS Enable */ #define USART_CR3_CTSIE ((uint16_t)0x0400) /*!< CTS Interrupt Enable */ #define USART_CR3_ONEBIT ((uint16_t)0x0800) /*!< One Bit method */ /****************** Bit definition for USART_GTPR register ******************/ #define USART_GTPR_PSC ((uint16_t)0x00FF) /*!< PSC[7:0] bits (Prescaler value) */ #define USART_GTPR_PSC_0 ((uint16_t)0x0001) /*!< Bit 0 */ #define USART_GTPR_PSC_1 ((uint16_t)0x0002) /*!< Bit 1 */ #define USART_GTPR_PSC_2 ((uint16_t)0x0004) /*!< Bit 2 */ #define USART_GTPR_PSC_3 ((uint16_t)0x0008) /*!< Bit 3 */ #define USART_GTPR_PSC_4 ((uint16_t)0x0010) /*!< Bit 4 */ #define USART_GTPR_PSC_5 ((uint16_t)0x0020) /*!< Bit 5 */ #define USART_GTPR_PSC_6 ((uint16_t)0x0040) /*!< Bit 6 */ #define USART_GTPR_PSC_7 ((uint16_t)0x0080) /*!< Bit 7 */ #define USART_GTPR_GT ((uint16_t)0xFF00) /*!< Guard time value */ /******************************************************************************/ /* */ /* Debug MCU */ /* */ /******************************************************************************/ /**************** Bit definition for DBGMCU_IDCODE register *****************/ #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF) /*!< Device Identifier */ #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000) /*!< REV_ID[15:0] bits (Revision Identifier) */ #define DBGMCU_IDCODE_REV_ID_0 ((uint32_t)0x00010000) /*!< Bit 0 */ #define DBGMCU_IDCODE_REV_ID_1 ((uint32_t)0x00020000) /*!< Bit 1 */ #define DBGMCU_IDCODE_REV_ID_2 ((uint32_t)0x00040000) /*!< Bit 2 */ #define DBGMCU_IDCODE_REV_ID_3 ((uint32_t)0x00080000) /*!< Bit 3 */ #define DBGMCU_IDCODE_REV_ID_4 ((uint32_t)0x00100000) /*!< Bit 4 */ #define DBGMCU_IDCODE_REV_ID_5 ((uint32_t)0x00200000) /*!< Bit 5 */ #define DBGMCU_IDCODE_REV_ID_6 ((uint32_t)0x00400000) /*!< Bit 6 */ #define DBGMCU_IDCODE_REV_ID_7 ((uint32_t)0x00800000) /*!< Bit 7 */ #define DBGMCU_IDCODE_REV_ID_8 ((uint32_t)0x01000000) /*!< Bit 8 */ #define DBGMCU_IDCODE_REV_ID_9 ((uint32_t)0x02000000) /*!< Bit 9 */ #define DBGMCU_IDCODE_REV_ID_10 ((uint32_t)0x04000000) /*!< Bit 10 */ #define DBGMCU_IDCODE_REV_ID_11 ((uint32_t)0x08000000) /*!< Bit 11 */ #define DBGMCU_IDCODE_REV_ID_12 ((uint32_t)0x10000000) /*!< Bit 12 */ #define DBGMCU_IDCODE_REV_ID_13 ((uint32_t)0x20000000) /*!< Bit 13 */ #define DBGMCU_IDCODE_REV_ID_14 ((uint32_t)0x40000000) /*!< Bit 14 */ #define DBGMCU_IDCODE_REV_ID_15 ((uint32_t)0x80000000) /*!< Bit 15 */ /****************** Bit definition for DBGMCU_CR register *******************/ #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001) /*!< Debug Sleep Mode */ #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002) /*!< Debug Stop Mode */ #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004) /*!< Debug Standby mode */ #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020) /*!< Trace Pin Assignment Control */ #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0) /*!< TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */ #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040) /*!< Bit 0 */ #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080) /*!< Bit 1 */ #define DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100) /*!< Debug Independent Watchdog stopped when Core is halted */ #define DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200) /*!< Debug Window Watchdog stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM1_STOP ((uint32_t)0x00000400) /*!< TIM1 counter stopped when core is halted */ #define DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800) /*!< TIM2 counter stopped when core is halted */ #define DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000) /*!< TIM3 counter stopped when core is halted */ #define DBGMCU_CR_DBG_TIM4_STOP ((uint32_t)0x00002000) /*!< TIM4 counter stopped when core is halted */ #define DBGMCU_CR_DBG_CAN1_STOP ((uint32_t)0x00004000) /*!< Debug CAN1 stopped when Core is halted */ #define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000) /*!< SMBUS timeout mode stopped when Core is halted */ #define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000) /*!< SMBUS timeout mode stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM8_STOP ((uint32_t)0x00020000) /*!< TIM8 counter stopped when core is halted */ #define DBGMCU_CR_DBG_TIM5_STOP ((uint32_t)0x00040000) /*!< TIM5 counter stopped when core is halted */ #define DBGMCU_CR_DBG_TIM6_STOP ((uint32_t)0x00080000) /*!< TIM6 counter stopped when core is halted */ #define DBGMCU_CR_DBG_TIM7_STOP ((uint32_t)0x00100000) /*!< TIM7 counter stopped when core is halted */ #define DBGMCU_CR_DBG_CAN2_STOP ((uint32_t)0x00200000) /*!< Debug CAN2 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM15_STOP ((uint32_t)0x00400000) /*!< Debug TIM15 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM16_STOP ((uint32_t)0x00800000) /*!< Debug TIM16 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM17_STOP ((uint32_t)0x01000000) /*!< Debug TIM17 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM12_STOP ((uint32_t)0x02000000) /*!< Debug TIM12 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM13_STOP ((uint32_t)0x04000000) /*!< Debug TIM13 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM14_STOP ((uint32_t)0x08000000) /*!< Debug TIM14 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM9_STOP ((uint32_t)0x10000000) /*!< Debug TIM9 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM10_STOP ((uint32_t)0x20000000) /*!< Debug TIM10 stopped when Core is halted */ #define DBGMCU_CR_DBG_TIM11_STOP ((uint32_t)0x40000000) /*!< Debug TIM11 stopped when Core is halted */ /******************************************************************************/ /* */ /* FLASH and Option Bytes Registers */ /* */ /******************************************************************************/ /******************* Bit definition for FLASH_ACR register ******************/ #define FLASH_ACR_LATENCY ((uint8_t)0x03) /*!< LATENCY[2:0] bits (Latency) */ #define FLASH_ACR_LATENCY_0 ((uint8_t)0x00) /*!< Bit 0 */ #define FLASH_ACR_LATENCY_1 ((uint8_t)0x01) /*!< Bit 0 */ #define FLASH_ACR_LATENCY_2 ((uint8_t)0x02) /*!< Bit 1 */ #define FLASH_ACR_HLFCYA ((uint8_t)0x08) /*!< Flash Half Cycle Access Enable */ #define FLASH_ACR_PRFTBE ((uint8_t)0x10) /*!< Prefetch Buffer Enable */ #define FLASH_ACR_PRFTBS ((uint8_t)0x20) /*!< Prefetch Buffer Status */ /****************** Bit definition for FLASH_KEYR register ******************/ #define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!< FPEC Key */ /***************** Bit definition for FLASH_OPTKEYR register ****************/ #define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!< Option Byte Key */ /****************** Bit definition for FLASH_SR register *******************/ #define FLASH_SR_BSY ((uint8_t)0x01) /*!< Busy */ #define FLASH_SR_PGERR ((uint8_t)0x04) /*!< Programming Error */ #define FLASH_SR_WRPRTERR ((uint8_t)0x10) /*!< Write Protection Error */ #define FLASH_SR_EOP ((uint8_t)0x20) /*!< End of operation */ /******************* Bit definition for FLASH_CR register *******************/ #define FLASH_CR_PG ((uint16_t)0x0001) /*!< Programming */ #define FLASH_CR_PER ((uint16_t)0x0002) /*!< Page Erase */ #define FLASH_CR_MER ((uint16_t)0x0004) /*!< Mass Erase */ #define FLASH_CR_OPTPG ((uint16_t)0x0010) /*!< Option Byte Programming */ #define FLASH_CR_OPTER ((uint16_t)0x0020) /*!< Option Byte Erase */ #define FLASH_CR_STRT ((uint16_t)0x0040) /*!< Start */ #define FLASH_CR_LOCK ((uint16_t)0x0080) /*!< Lock */ #define FLASH_CR_OPTWRE ((uint16_t)0x0200) /*!< Option Bytes Write Enable */ #define FLASH_CR_ERRIE ((uint16_t)0x0400) /*!< Error Interrupt Enable */ #define FLASH_CR_EOPIE ((uint16_t)0x1000) /*!< End of operation interrupt enable */ /******************* Bit definition for FLASH_AR register *******************/ #define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!< Flash Address */ /****************** Bit definition for FLASH_OBR register *******************/ #define FLASH_OBR_OPTERR ((uint16_t)0x0001) /*!< Option Byte Error */ #define FLASH_OBR_RDPRT ((uint16_t)0x0002) /*!< Read protection */ #define FLASH_OBR_USER ((uint16_t)0x03FC) /*!< User Option Bytes */ #define FLASH_OBR_WDG_SW ((uint16_t)0x0004) /*!< WDG_SW */ #define FLASH_OBR_nRST_STOP ((uint16_t)0x0008) /*!< nRST_STOP */ #define FLASH_OBR_nRST_STDBY ((uint16_t)0x0010) /*!< nRST_STDBY */ #define FLASH_OBR_BFB2 ((uint16_t)0x0020) /*!< BFB2 */ /****************** Bit definition for FLASH_WRPR register ******************/ #define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!< Write Protect */ /*----------------------------------------------------------------------------*/ /****************** Bit definition for FLASH_RDP register *******************/ #define FLASH_RDP_RDP ((uint32_t)0x000000FF) /*!< Read protection option byte */ #define FLASH_RDP_nRDP ((uint32_t)0x0000FF00) /*!< Read protection complemented option byte */ /****************** Bit definition for FLASH_USER register ******************/ #define FLASH_USER_USER ((uint32_t)0x00FF0000) /*!< User option byte */ #define FLASH_USER_nUSER ((uint32_t)0xFF000000) /*!< User complemented option byte */ /****************** Bit definition for FLASH_Data0 register *****************/ #define FLASH_Data0_Data0 ((uint32_t)0x000000FF) /*!< User data storage option byte */ #define FLASH_Data0_nData0 ((uint32_t)0x0000FF00) /*!< User data storage complemented option byte */ /****************** Bit definition for FLASH_Data1 register *****************/ #define FLASH_Data1_Data1 ((uint32_t)0x00FF0000) /*!< User data storage option byte */ #define FLASH_Data1_nData1 ((uint32_t)0xFF000000) /*!< User data storage complemented option byte */ /****************** Bit definition for FLASH_WRP0 register ******************/ #define FLASH_WRP0_WRP0 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */ #define FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */ /****************** Bit definition for FLASH_WRP1 register ******************/ #define FLASH_WRP1_WRP1 ((uint32_t)0x00FF0000) /*!< Flash memory write protection option bytes */ #define FLASH_WRP1_nWRP1 ((uint32_t)0xFF000000) /*!< Flash memory write protection complemented option bytes */ /****************** Bit definition for FLASH_WRP2 register ******************/ #define FLASH_WRP2_WRP2 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */ #define FLASH_WRP2_nWRP2 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */ /****************** Bit definition for FLASH_WRP3 register ******************/ #define FLASH_WRP3_WRP3 ((uint32_t)0x00FF0000) /*!< Flash memory write protection option bytes */ #define FLASH_WRP3_nWRP3 ((uint32_t)0xFF000000) /*!< Flash memory write protection complemented option bytes */ #ifdef STM32F10X_CL /******************************************************************************/ /* Ethernet MAC Registers bits definitions */ /******************************************************************************/ /* Bit definition for Ethernet MAC Control Register register */ #define ETH_MACCR_WD ((uint32_t)0x00800000) /* Watchdog disable */ #define ETH_MACCR_JD ((uint32_t)0x00400000) /* Jabber disable */ #define ETH_MACCR_IFG ((uint32_t)0x000E0000) /* Inter-frame gap */ #define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000) /* Minimum IFG between frames during transmission is 96Bit */ #define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during transmission is 88Bit */ #define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000) /* Minimum IFG between frames during transmission is 80Bit */ #define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000) /* Minimum IFG between frames during transmission is 72Bit */ #define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000) /* Minimum IFG between frames during transmission is 64Bit */ #define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000) /* Minimum IFG between frames during transmission is 56Bit */ #define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000) /* Minimum IFG between frames during transmission is 48Bit */ #define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000) /* Minimum IFG between frames during transmission is 40Bit */ #define ETH_MACCR_CSD ((uint32_t)0x00010000) /* Carrier sense disable (during transmission) */ #define ETH_MACCR_FES ((uint32_t)0x00004000) /* Fast ethernet speed */ #define ETH_MACCR_ROD ((uint32_t)0x00002000) /* Receive own disable */ #define ETH_MACCR_LM ((uint32_t)0x00001000) /* loopback mode */ #define ETH_MACCR_DM ((uint32_t)0x00000800) /* Duplex mode */ #define ETH_MACCR_IPCO ((uint32_t)0x00000400) /* IP Checksum offload */ #define ETH_MACCR_RD ((uint32_t)0x00000200) /* Retry disable */ #define ETH_MACCR_APCS ((uint32_t)0x00000080) /* Automatic Pad/CRC stripping */ #define ETH_MACCR_BL ((uint32_t)0x00000060) /* Back-off limit: random integer number (r) of slot time delays before rescheduling a transmission attempt during retries after a collision: 0 =< r <2^k */ #define ETH_MACCR_BL_10 ((uint32_t)0x00000000) /* k = min (n, 10) */ #define ETH_MACCR_BL_8 ((uint32_t)0x00000020) /* k = min (n, 8) */ #define ETH_MACCR_BL_4 ((uint32_t)0x00000040) /* k = min (n, 4) */ #define ETH_MACCR_BL_1 ((uint32_t)0x00000060) /* k = min (n, 1) */ #define ETH_MACCR_DC ((uint32_t)0x00000010) /* Defferal check */ #define ETH_MACCR_TE ((uint32_t)0x00000008) /* Transmitter enable */ #define ETH_MACCR_RE ((uint32_t)0x00000004) /* Receiver enable */ /* Bit definition for Ethernet MAC Frame Filter Register */ #define ETH_MACFFR_RA ((uint32_t)0x80000000) /* Receive all */ #define ETH_MACFFR_HPF ((uint32_t)0x00000400) /* Hash or perfect filter */ #define ETH_MACFFR_SAF ((uint32_t)0x00000200) /* Source address filter enable */ #define ETH_MACFFR_SAIF ((uint32_t)0x00000100) /* SA inverse filtering */ #define ETH_MACFFR_PCF ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */ #define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040) /* MAC filters all control frames from reaching the application */ #define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080) /* MAC forwards all control frames to application even if they fail the Address Filter */ #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /* MAC forwards control frames that pass the Address Filter. */ #define ETH_MACFFR_BFD ((uint32_t)0x00000020) /* Broadcast frame disable */ #define ETH_MACFFR_PAM ((uint32_t)0x00000010) /* Pass all mutlicast */ #define ETH_MACFFR_DAIF ((uint32_t)0x00000008) /* DA Inverse filtering */ #define ETH_MACFFR_HM ((uint32_t)0x00000004) /* Hash multicast */ #define ETH_MACFFR_HU ((uint32_t)0x00000002) /* Hash unicast */ #define ETH_MACFFR_PM ((uint32_t)0x00000001) /* Promiscuous mode */ /* Bit definition for Ethernet MAC Hash Table High Register */ #define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high */ /* Bit definition for Ethernet MAC Hash Table Low Register */ #define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low */ /* Bit definition for Ethernet MAC MII Address Register */ #define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */ #define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */ #define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */ #define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-72 MHz; MDC clock= HCLK/42 */ #define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */ #define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */ #define ETH_MACMIIAR_MW ((uint32_t)0x00000002) /* MII write */ #define ETH_MACMIIAR_MB ((uint32_t)0x00000001) /* MII busy */ /* Bit definition for Ethernet MAC MII Data Register */ #define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF) /* MII data: read/write data from/to PHY */ /* Bit definition for Ethernet MAC Flow Control Register */ #define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */ #define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */ #define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */ #define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */ #define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */ #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */ #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */ #define ETH_MACFCR_UPFD ((uint32_t)0x00000008) /* Unicast pause frame detect */ #define ETH_MACFCR_RFCE ((uint32_t)0x00000004) /* Receive flow control enable */ #define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */ #define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate */ /* Bit definition for Ethernet MAC VLAN Tag Register */ #define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000) /* 12-bit VLAN tag comparison */ #define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF) /* VLAN tag identifier (for receive frames) */ /* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */ #define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data */ /* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers. Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */ /* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - RSVD - Filter1 Command - RSVD - Filter0 Command Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */ /* Bit definition for Ethernet MAC PMT Control and Status Register */ #define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */ #define ETH_MACPMTCSR_GU ((uint32_t)0x00000200) /* Global Unicast */ #define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040) /* Wake-Up Frame Received */ #define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020) /* Magic Packet Received */ #define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004) /* Wake-Up Frame Enable */ #define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002) /* Magic Packet Enable */ #define ETH_MACPMTCSR_PD ((uint32_t)0x00000001) /* Power Down */ /* Bit definition for Ethernet MAC Status Register */ #define ETH_MACSR_TSTS ((uint32_t)0x00000200) /* Time stamp trigger status */ #define ETH_MACSR_MMCTS ((uint32_t)0x00000040) /* MMC transmit status */ #define ETH_MACSR_MMMCRS ((uint32_t)0x00000020) /* MMC receive status */ #define ETH_MACSR_MMCS ((uint32_t)0x00000010) /* MMC status */ #define ETH_MACSR_PMTS ((uint32_t)0x00000008) /* PMT status */ /* Bit definition for Ethernet MAC Interrupt Mask Register */ #define ETH_MACIMR_TSTIM ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */ #define ETH_MACIMR_PMTIM ((uint32_t)0x00000008) /* PMT interrupt mask */ /* Bit definition for Ethernet MAC Address0 High Register */ #define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF) /* MAC address0 high */ /* Bit definition for Ethernet MAC Address0 Low Register */ #define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF) /* MAC address0 low */ /* Bit definition for Ethernet MAC Address1 High Register */ #define ETH_MACA1HR_AE ((uint32_t)0x80000000) /* Address enable */ #define ETH_MACA1HR_SA ((uint32_t)0x40000000) /* Source address */ #define ETH_MACA1HR_MBC ((uint32_t)0x3F000000) /* Mask byte control: bits to mask for comparison of the MAC Address bytes */ #define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */ #define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */ #define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */ #define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */ #define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */ #define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [7:0] */ #define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high */ /* Bit definition for Ethernet MAC Address1 Low Register */ #define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low */ /* Bit definition for Ethernet MAC Address2 High Register */ #define ETH_MACA2HR_AE ((uint32_t)0x80000000) /* Address enable */ #define ETH_MACA2HR_SA ((uint32_t)0x40000000) /* Source address */ #define ETH_MACA2HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */ #define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */ #define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */ #define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */ #define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */ #define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */ #define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */ #define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high */ /* Bit definition for Ethernet MAC Address2 Low Register */ #define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF) /* MAC address2 low */ /* Bit definition for Ethernet MAC Address3 High Register */ #define ETH_MACA3HR_AE ((uint32_t)0x80000000) /* Address enable */ #define ETH_MACA3HR_SA ((uint32_t)0x40000000) /* Source address */ #define ETH_MACA3HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */ #define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */ #define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */ #define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */ #define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */ #define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */ #define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */ #define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high */ /* Bit definition for Ethernet MAC Address3 Low Register */ #define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low */ /******************************************************************************/ /* Ethernet MMC Registers bits definition */ /******************************************************************************/ /* Bit definition for Ethernet MMC Contol Register */ #define ETH_MMCCR_MCF ((uint32_t)0x00000008) /* MMC Counter Freeze */ #define ETH_MMCCR_ROR ((uint32_t)0x00000004) /* Reset on Read */ #define ETH_MMCCR_CSR ((uint32_t)0x00000002) /* Counter Stop Rollover */ #define ETH_MMCCR_CR ((uint32_t)0x00000001) /* Counters Reset */ /* Bit definition for Ethernet MMC Receive Interrupt Register */ #define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter reaches half the maximum value */ #define ETH_MMCRIR_RFAES ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches half the maximum value */ #define ETH_MMCRIR_RFCES ((uint32_t)0x00000020) /* Set when Rx crc error counter reaches half the maximum value */ /* Bit definition for Ethernet MMC Transmit Interrupt Register */ #define ETH_MMCTIR_TGFS ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches half the maximum value */ #define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000) /* Set when Tx good multi col counter reaches half the maximum value */ #define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000) /* Set when Tx good single col counter reaches half the maximum value */ /* Bit definition for Ethernet MMC Receive Interrupt Mask Register */ #define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000) /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */ #define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */ #define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter reaches half the maximum value */ /* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */ #define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */ #define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */ #define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000) /* Mask the interrupt when Tx good single col counter reaches half the maximum value */ /* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */ #define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */ /* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */ #define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */ /* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */ #define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. */ /* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */ #define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. */ /* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */ #define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment (dribble) error */ /* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */ #define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. */ /******************************************************************************/ /* Ethernet PTP Registers bits definition */ /******************************************************************************/ /* Bit definition for Ethernet PTP Time Stamp Contol Register */ #define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020) /* Addend register update */ #define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010) /* Time stamp interrupt trigger enable */ #define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008) /* Time stamp update */ #define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004) /* Time stamp initialize */ #define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002) /* Time stamp fine or coarse update */ #define ETH_PTPTSCR_TSE ((uint32_t)0x00000001) /* Time stamp enable */ /* Bit definition for Ethernet PTP Sub-Second Increment Register */ #define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value */ /* Bit definition for Ethernet PTP Time Stamp High Register */ #define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF) /* System Time second */ /* Bit definition for Ethernet PTP Time Stamp Low Register */ #define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */ #define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds */ /* Bit definition for Ethernet PTP Time Stamp High Update Register */ #define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF) /* Time stamp update seconds */ /* Bit definition for Ethernet PTP Time Stamp Low Update Register */ #define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */ #define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds */ /* Bit definition for Ethernet PTP Time Stamp Addend Register */ #define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF) /* Time stamp addend */ /* Bit definition for Ethernet PTP Target Time High Register */ #define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF) /* Target time stamp high */ /* Bit definition for Ethernet PTP Target Time Low Register */ #define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF) /* Target time stamp low */ /******************************************************************************/ /* Ethernet DMA Registers bits definition */ /******************************************************************************/ /* Bit definition for Ethernet DMA Bus Mode Register */ #define ETH_DMABMR_AAB ((uint32_t)0x02000000) /* Address-Aligned beats */ #define ETH_DMABMR_FPM ((uint32_t)0x01000000) /* 4xPBL mode */ #define ETH_DMABMR_USP ((uint32_t)0x00800000) /* Use separate PBL */ #define ETH_DMABMR_RDP ((uint32_t)0x007E0000) /* RxDMA PBL */ #define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000) /* maximum number of beats to be transferred in one RxDMA transaction is 1 */ #define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000) /* maximum number of beats to be transferred in one RxDMA transaction is 2 */ #define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */ #define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */ #define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */ #define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */ #define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */ #define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */ #define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */ #define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */ #define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be transferred in one RxDMA transaction is 64 */ #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */ #define ETH_DMABMR_FB ((uint32_t)0x00010000) /* Fixed Burst */ #define ETH_DMABMR_RTPR ((uint32_t)0x0000C000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000) /* Rx Tx priority ratio */ #define ETH_DMABMR_PBL ((uint32_t)0x00003F00) /* Programmable burst length */ #define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */ #define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */ #define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */ #define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */ #define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */ #define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */ #define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */ #define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */ #define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */ #define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */ #define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */ #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */ #define ETH_DMABMR_DSL ((uint32_t)0x0000007C) /* Descriptor Skip Length */ #define ETH_DMABMR_DA ((uint32_t)0x00000002) /* DMA arbitration scheme */ #define ETH_DMABMR_SR ((uint32_t)0x00000001) /* Software reset */ /* Bit definition for Ethernet DMA Transmit Poll Demand Register */ #define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF) /* Transmit poll demand */ /* Bit definition for Ethernet DMA Receive Poll Demand Register */ #define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF) /* Receive poll demand */ /* Bit definition for Ethernet DMA Receive Descriptor List Address Register */ #define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list */ /* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */ #define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF) /* Start of transmit list */ /* Bit definition for Ethernet DMA Status Register */ #define ETH_DMASR_TSTS ((uint32_t)0x20000000) /* Time-stamp trigger status */ #define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */ #define ETH_DMASR_MMCS ((uint32_t)0x08000000) /* MMC status */ #define ETH_DMASR_EBS ((uint32_t)0x03800000) /* Error bits status */ /* combination with EBS[2:0] for GetFlagStatus function */ #define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000) /* Error bits 0-data buffer, 1-desc. access */ #define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read transfr */ #define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */ #define ETH_DMASR_TPS ((uint32_t)0x00700000) /* Transmit process state */ #define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command issued */ #define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000) /* Running - fetching the Tx descriptor */ #define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000) /* Running - waiting for status */ #define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000) /* Running - reading the data from host memory */ #define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000) /* Suspended - Tx Descriptor unavailabe */ #define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000) /* Running - closing Rx descriptor */ #define ETH_DMASR_RPS ((uint32_t)0x000E0000) /* Receive process state */ #define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command issued */ #define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000) /* Running - fetching the Rx descriptor */ #define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000) /* Running - waiting for packet */ #define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000) /* Suspended - Rx Descriptor unavailable */ #define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000) /* Running - closing descriptor */ #define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000) /* Running - queuing the recieve frame into host memory */ #define ETH_DMASR_NIS ((uint32_t)0x00010000) /* Normal interrupt summary */ #define ETH_DMASR_AIS ((uint32_t)0x00008000) /* Abnormal interrupt summary */ #define ETH_DMASR_ERS ((uint32_t)0x00004000) /* Early receive status */ #define ETH_DMASR_FBES ((uint32_t)0x00002000) /* Fatal bus error status */ #define ETH_DMASR_ETS ((uint32_t)0x00000400) /* Early transmit status */ #define ETH_DMASR_RWTS ((uint32_t)0x00000200) /* Receive watchdog timeout status */ #define ETH_DMASR_RPSS ((uint32_t)0x00000100) /* Receive process stopped status */ #define ETH_DMASR_RBUS ((uint32_t)0x00000080) /* Receive buffer unavailable status */ #define ETH_DMASR_RS ((uint32_t)0x00000040) /* Receive status */ #define ETH_DMASR_TUS ((uint32_t)0x00000020) /* Transmit underflow status */ #define ETH_DMASR_ROS ((uint32_t)0x00000010) /* Receive overflow status */ #define ETH_DMASR_TJTS ((uint32_t)0x00000008) /* Transmit jabber timeout status */ #define ETH_DMASR_TBUS ((uint32_t)0x00000004) /* Transmit buffer unavailable status */ #define ETH_DMASR_TPSS ((uint32_t)0x00000002) /* Transmit process stopped status */ #define ETH_DMASR_TS ((uint32_t)0x00000001) /* Transmit status */ /* Bit definition for Ethernet DMA Operation Mode Register */ #define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error frames */ #define ETH_DMAOMR_RSF ((uint32_t)0x02000000) /* Receive store and forward */ #define ETH_DMAOMR_DFRF ((uint32_t)0x01000000) /* Disable flushing of received frames */ #define ETH_DMAOMR_TSF ((uint32_t)0x00200000) /* Transmit store and forward */ #define ETH_DMAOMR_FTF ((uint32_t)0x00100000) /* Flush transmit FIFO */ #define ETH_DMAOMR_TTC ((uint32_t)0x0001C000) /* Transmit threshold control */ #define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Transmit FIFO is 64 Bytes */ #define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000) /* threshold level of the MTL Transmit FIFO is 128 Bytes */ #define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000) /* threshold level of the MTL Transmit FIFO is 192 Bytes */ #define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000) /* threshold level of the MTL Transmit FIFO is 256 Bytes */ #define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000) /* threshold level of the MTL Transmit FIFO is 40 Bytes */ #define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000) /* threshold level of the MTL Transmit FIFO is 32 Bytes */ #define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000) /* threshold level of the MTL Transmit FIFO is 24 Bytes */ #define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit FIFO is 16 Bytes */ #define ETH_DMAOMR_ST ((uint32_t)0x00002000) /* Start/stop transmission command */ #define ETH_DMAOMR_FEF ((uint32_t)0x00000080) /* Forward error frames */ #define ETH_DMAOMR_FUGF ((uint32_t)0x00000040) /* Forward undersized good frames */ #define ETH_DMAOMR_RTC ((uint32_t)0x00000018) /* receive threshold control */ #define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Receive FIFO is 64 Bytes */ #define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008) /* threshold level of the MTL Receive FIFO is 32 Bytes */ #define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010) /* threshold level of the MTL Receive FIFO is 96 Bytes */ #define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018) /* threshold level of the MTL Receive FIFO is 128 Bytes */ #define ETH_DMAOMR_OSF ((uint32_t)0x00000004) /* operate on second frame */ #define ETH_DMAOMR_SR ((uint32_t)0x00000002) /* Start/stop receive */ /* Bit definition for Ethernet DMA Interrupt Enable Register */ #define ETH_DMAIER_NISE ((uint32_t)0x00010000) /* Normal interrupt summary enable */ #define ETH_DMAIER_AISE ((uint32_t)0x00008000) /* Abnormal interrupt summary enable */ #define ETH_DMAIER_ERIE ((uint32_t)0x00004000) /* Early receive interrupt enable */ #define ETH_DMAIER_FBEIE ((uint32_t)0x00002000) /* Fatal bus error interrupt enable */ #define ETH_DMAIER_ETIE ((uint32_t)0x00000400) /* Early transmit interrupt enable */ #define ETH_DMAIER_RWTIE ((uint32_t)0x00000200) /* Receive watchdog timeout interrupt enable */ #define ETH_DMAIER_RPSIE ((uint32_t)0x00000100) /* Receive process stopped interrupt enable */ #define ETH_DMAIER_RBUIE ((uint32_t)0x00000080) /* Receive buffer unavailable interrupt enable */ #define ETH_DMAIER_RIE ((uint32_t)0x00000040) /* Receive interrupt enable */ #define ETH_DMAIER_TUIE ((uint32_t)0x00000020) /* Transmit Underflow interrupt enable */ #define ETH_DMAIER_ROIE ((uint32_t)0x00000010) /* Receive Overflow interrupt enable */ #define ETH_DMAIER_TJTIE ((uint32_t)0x00000008) /* Transmit jabber timeout interrupt enable */ #define ETH_DMAIER_TBUIE ((uint32_t)0x00000004) /* Transmit buffer unavailable interrupt enable */ #define ETH_DMAIER_TPSIE ((uint32_t)0x00000002) /* Transmit process stopped interrupt enable */ #define ETH_DMAIER_TIE ((uint32_t)0x00000001) /* Transmit interrupt enable */ /* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */ #define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */ #define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000) /* Number of frames missed by the application */ #define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000) /* Overflow bit for missed frame counter */ #define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF) /* Number of frames missed by the controller */ /* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */ #define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer */ /* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */ #define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer */ /* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */ #define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer */ /* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */ #define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */ #endif /* STM32F10X_CL */ /** * @} */ /** * @} */ #ifdef USE_STDPERIPH_DRIVER // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #include "stm32f10x_conf.h" // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /** @addtogroup Exported_macro * @{ */ #define SET_BIT(REG, BIT) ((REG) |= (BIT)) #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) #define READ_BIT(REG, BIT) ((REG) & (BIT)) #define CLEAR_REG(REG) ((REG) = (0x0)) #define WRITE_REG(REG, VAL) ((REG) = (VAL)) #define READ_REG(REG) ((REG)) #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) /** * @} */ #ifdef __cplusplus } #endif #endif /* __STM32F10x_H */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/cmsis/system_stm32f10x.h ================================================ /** ****************************************************************************** * @file system_stm32f10x.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Header File. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /** @addtogroup CMSIS * @{ */ /** @addtogroup stm32f10x_system * @{ */ /** * @brief Define to prevent recursive inclusion */ #ifndef __SYSTEM_STM32F10X_H #define __SYSTEM_STM32F10X_H #ifdef __cplusplus extern "C" { #endif /** @addtogroup STM32F10x_System_Includes * @{ */ /** * @} */ /** @addtogroup STM32F10x_System_Exported_types * @{ */ extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */ /** * @} */ /** @addtogroup STM32F10x_System_Exported_Constants * @{ */ /** * @} */ /** @addtogroup STM32F10x_System_Exported_Macros * @{ */ /** * @} */ /** @addtogroup STM32F10x_System_Exported_Functions * @{ */ extern void SystemInit(void); extern void SystemCoreClockUpdate(void); /** * @} */ #ifdef __cplusplus } #endif #endif /*__SYSTEM_STM32F10X_H */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/cortexm/ExceptionHandlers.h ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // #ifndef CORTEXM_EXCEPTION_HANDLERS_H_ #define CORTEXM_EXCEPTION_HANDLERS_H_ // ---------------------------------------------------------------------------- #if defined(__cplusplus) extern "C" { #endif // External references to cortexm_handlers.c extern void Reset_Handler(void); extern void NMI_Handler(void); extern void HardFault_Handler(void); #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) extern void MemManage_Handler(void); extern void BusFault_Handler(void); extern void UsageFault_Handler(void); #endif extern void SVC_Handler(void); #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) extern void DebugMon_Handler(void); #endif extern void PendSV_Handler(void); extern void SysTick_Handler(void); #if defined(__cplusplus) } #endif // ---------------------------------------------------------------------------- #endif // CORTEXM_EXCEPTION_HANDLERS_H_ ================================================ FILE: firmware/system/include/diag/Trace.h ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // #ifndef DIAG_TRACE_H_ #define DIAG_TRACE_H_ // ---------------------------------------------------------------------------- #include // ---------------------------------------------------------------------------- // The trace device is an independent output channel, intended for debug // purposes. // // The API is simple, and mimics the standard output calls: // - trace_printf() // - trace_puts() // - trace_putchar(); // // The implementation is done in // - trace_write() // // Trace support is enabled by adding the TRACE definition. // By default the trace messages are forwarded to the ITM output, // but can be rerouted via any device or completely suppressed by // changing the definitions required in system/src/diag/trace_impl.c // (currently OS_USE_TRACE_ITM, OS_USE_TRACE_SEMIHOSTING_DEBUG/_STDOUT). // // When TRACE is not defined, all functions are inlined to empty bodies. // This has the advantage that the trace call do not need to be conditionally // compiled with #ifdef TRACE/#endif #if defined(TRACE) #if defined(__cplusplus) extern "C" { #endif void trace_initialize(void); // Implementation dependent ssize_t trace_write(const char* buf, size_t nbyte); // ----- Portable ----- int trace_printf(const char* format, ...); int trace_puts(const char *s); int trace_putchar(int c); void trace_dump_args(int argc, char* argv[]); #if defined(__cplusplus) } #endif #else // !defined(TRACE) #if defined(__cplusplus) extern "C" { #endif inline void trace_initialize(void); // Implementation dependent inline ssize_t trace_write(const char* buf, size_t nbyte); inline int trace_printf(const char* format, ...); inline int trace_puts(const char *s); inline int trace_putchar(int c); inline void trace_dump_args(int argc, char* argv[]); #if defined(__cplusplus) } #endif inline void __attribute__((always_inline)) trace_initialize(void) { } // Empty definitions when trace is not defined inline ssize_t __attribute__((always_inline)) trace_write(const char* buf __attribute__((unused)), size_t nbyte __attribute__((unused))) { return 0; } inline int __attribute__((always_inline)) trace_printf(const char* format __attribute__((unused)), ...) { return 0; } inline int __attribute__((always_inline)) trace_puts(const char *s __attribute__((unused))) { return 0; } inline int __attribute__((always_inline)) trace_putchar(int c) { return c; } inline void __attribute__((always_inline)) trace_dump_args(int argc __attribute__((unused)), char* argv[] __attribute__((unused))) { } #endif // defined(TRACE) // ---------------------------------------------------------------------------- #endif // DIAG_TRACE_H_ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/README_STDPERIPH.txt ================================================ These files are from stsw-stm32054.zip, the folder: STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/STM32F10x_StdPeriph_Driver/inc ================================================ FILE: firmware/system/include/stm32f1-stdperiph/misc.h ================================================ /** ****************************************************************************** * @file misc.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the miscellaneous * firmware library functions (add-on to CMSIS functions). ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __MISC_H #define __MISC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup MISC * @{ */ /** @defgroup MISC_Exported_Types * @{ */ /** * @brief NVIC Init Structure definition */ typedef struct { uint8_t NVIC_IRQChannel; /*!< Specifies the IRQ channel to be enabled or disabled. This parameter can be a value of @ref IRQn_Type (For the complete STM32 Devices IRQ Channels list, please refer to stm32f10x.h file) */ uint8_t NVIC_IRQChannelPreemptionPriority; /*!< Specifies the pre-emption priority for the IRQ channel specified in NVIC_IRQChannel. This parameter can be a value between 0 and 15 as described in the table @ref NVIC_Priority_Table */ uint8_t NVIC_IRQChannelSubPriority; /*!< Specifies the subpriority level for the IRQ channel specified in NVIC_IRQChannel. This parameter can be a value between 0 and 15 as described in the table @ref NVIC_Priority_Table */ FunctionalState NVIC_IRQChannelCmd; /*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel will be enabled or disabled. This parameter can be set either to ENABLE or DISABLE */ } NVIC_InitTypeDef; /** * @} */ /** @defgroup NVIC_Priority_Table * @{ */ /** @code The table below gives the allowed values of the pre-emption priority and subpriority according to the Priority Grouping configuration performed by NVIC_PriorityGroupConfig function ============================================================================================================================ NVIC_PriorityGroup | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority | Description ============================================================================================================================ NVIC_PriorityGroup_0 | 0 | 0-15 | 0 bits for pre-emption priority | | | 4 bits for subpriority ---------------------------------------------------------------------------------------------------------------------------- NVIC_PriorityGroup_1 | 0-1 | 0-7 | 1 bits for pre-emption priority | | | 3 bits for subpriority ---------------------------------------------------------------------------------------------------------------------------- NVIC_PriorityGroup_2 | 0-3 | 0-3 | 2 bits for pre-emption priority | | | 2 bits for subpriority ---------------------------------------------------------------------------------------------------------------------------- NVIC_PriorityGroup_3 | 0-7 | 0-1 | 3 bits for pre-emption priority | | | 1 bits for subpriority ---------------------------------------------------------------------------------------------------------------------------- NVIC_PriorityGroup_4 | 0-15 | 0 | 4 bits for pre-emption priority | | | 0 bits for subpriority ============================================================================================================================ @endcode */ /** * @} */ /** @defgroup MISC_Exported_Constants * @{ */ /** @defgroup Vector_Table_Base * @{ */ #define NVIC_VectTab_RAM ((uint32_t)0x20000000) #define NVIC_VectTab_FLASH ((uint32_t)0x08000000) #define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || \ ((VECTTAB) == NVIC_VectTab_FLASH)) /** * @} */ /** @defgroup System_Low_Power * @{ */ #define NVIC_LP_SEVONPEND ((uint8_t)0x10) #define NVIC_LP_SLEEPDEEP ((uint8_t)0x04) #define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02) #define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || \ ((LP) == NVIC_LP_SLEEPDEEP) || \ ((LP) == NVIC_LP_SLEEPONEXIT)) /** * @} */ /** @defgroup Preemption_Priority_Group * @{ */ #define NVIC_PriorityGroup_0 ((uint32_t)0x700) /*!< 0 bits for pre-emption priority 4 bits for subpriority */ #define NVIC_PriorityGroup_1 ((uint32_t)0x600) /*!< 1 bits for pre-emption priority 3 bits for subpriority */ #define NVIC_PriorityGroup_2 ((uint32_t)0x500) /*!< 2 bits for pre-emption priority 2 bits for subpriority */ #define NVIC_PriorityGroup_3 ((uint32_t)0x400) /*!< 3 bits for pre-emption priority 1 bits for subpriority */ #define NVIC_PriorityGroup_4 ((uint32_t)0x300) /*!< 4 bits for pre-emption priority 0 bits for subpriority */ #define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || \ ((GROUP) == NVIC_PriorityGroup_1) || \ ((GROUP) == NVIC_PriorityGroup_2) || \ ((GROUP) == NVIC_PriorityGroup_3) || \ ((GROUP) == NVIC_PriorityGroup_4)) #define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) #define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) #define IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF) /** * @} */ /** @defgroup SysTick_clock_source * @{ */ #define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB) #define SysTick_CLKSource_HCLK ((uint32_t)0x00000004) #define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || \ ((SOURCE) == SysTick_CLKSource_HCLK_Div8)) /** * @} */ /** * @} */ /** @defgroup MISC_Exported_Macros * @{ */ /** * @} */ /** @defgroup MISC_Exported_Functions * @{ */ void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup); void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct); void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset); void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState); void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource); #ifdef __cplusplus } #endif #endif /* __MISC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_adc.h ================================================ /** ****************************************************************************** * @file stm32f10x_adc.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the ADC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_ADC_H #define __STM32F10x_ADC_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup ADC * @{ */ /** @defgroup ADC_Exported_Types * @{ */ /** * @brief ADC Init structure definition */ typedef struct { uint32_t ADC_Mode; /*!< Configures the ADC to operate in independent or dual mode. This parameter can be a value of @ref ADC_mode */ FunctionalState ADC_ScanConvMode; /*!< Specifies whether the conversion is performed in Scan (multichannels) or Single (one channel) mode. This parameter can be set to ENABLE or DISABLE */ FunctionalState ADC_ContinuousConvMode; /*!< Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to ENABLE or DISABLE. */ uint32_t ADC_ExternalTrigConv; /*!< Defines the external trigger used to start the analog to digital conversion of regular channels. This parameter can be a value of @ref ADC_external_trigger_sources_for_regular_channels_conversion */ uint32_t ADC_DataAlign; /*!< Specifies whether the ADC data alignment is left or right. This parameter can be a value of @ref ADC_data_align */ uint8_t ADC_NbrOfChannel; /*!< Specifies the number of ADC channels that will be converted using the sequencer for regular channel group. This parameter must range from 1 to 16. */ }ADC_InitTypeDef; /** * @} */ /** @defgroup ADC_Exported_Constants * @{ */ #define IS_ADC_ALL_PERIPH(PERIPH) (((PERIPH) == ADC1) || \ ((PERIPH) == ADC2) || \ ((PERIPH) == ADC3)) #define IS_ADC_DMA_PERIPH(PERIPH) (((PERIPH) == ADC1) || \ ((PERIPH) == ADC3)) /** @defgroup ADC_mode * @{ */ #define ADC_Mode_Independent ((uint32_t)0x00000000) #define ADC_Mode_RegInjecSimult ((uint32_t)0x00010000) #define ADC_Mode_RegSimult_AlterTrig ((uint32_t)0x00020000) #define ADC_Mode_InjecSimult_FastInterl ((uint32_t)0x00030000) #define ADC_Mode_InjecSimult_SlowInterl ((uint32_t)0x00040000) #define ADC_Mode_InjecSimult ((uint32_t)0x00050000) #define ADC_Mode_RegSimult ((uint32_t)0x00060000) #define ADC_Mode_FastInterl ((uint32_t)0x00070000) #define ADC_Mode_SlowInterl ((uint32_t)0x00080000) #define ADC_Mode_AlterTrig ((uint32_t)0x00090000) #define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || \ ((MODE) == ADC_Mode_RegInjecSimult) || \ ((MODE) == ADC_Mode_RegSimult_AlterTrig) || \ ((MODE) == ADC_Mode_InjecSimult_FastInterl) || \ ((MODE) == ADC_Mode_InjecSimult_SlowInterl) || \ ((MODE) == ADC_Mode_InjecSimult) || \ ((MODE) == ADC_Mode_RegSimult) || \ ((MODE) == ADC_Mode_FastInterl) || \ ((MODE) == ADC_Mode_SlowInterl) || \ ((MODE) == ADC_Mode_AlterTrig)) /** * @} */ /** @defgroup ADC_external_trigger_sources_for_regular_channels_conversion * @{ */ #define ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x00020000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigConv_T2_CC2 ((uint32_t)0x00060000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x00080000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x000A0000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO ((uint32_t)0x000C0000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x00040000) /*!< For ADC1, ADC2 and ADC3 */ #define ADC_ExternalTrigConv_None ((uint32_t)0x000E0000) /*!< For ADC1, ADC2 and ADC3 */ #define ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x00000000) /*!< For ADC3 only */ #define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x00020000) /*!< For ADC3 only */ #define ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x00060000) /*!< For ADC3 only */ #define ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x00080000) /*!< For ADC3 only */ #define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x000A0000) /*!< For ADC3 only */ #define ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x000C0000) /*!< For ADC3 only */ #define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || \ ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || \ ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || \ ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || \ ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || \ ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || \ ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO) || \ ((REGTRIG) == ADC_ExternalTrigConv_None) || \ ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || \ ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || \ ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || \ ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || \ ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || \ ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3)) /** * @} */ /** @defgroup ADC_data_align * @{ */ #define ADC_DataAlign_Right ((uint32_t)0x00000000) #define ADC_DataAlign_Left ((uint32_t)0x00000800) #define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \ ((ALIGN) == ADC_DataAlign_Left)) /** * @} */ /** @defgroup ADC_channels * @{ */ #define ADC_Channel_0 ((uint8_t)0x00) #define ADC_Channel_1 ((uint8_t)0x01) #define ADC_Channel_2 ((uint8_t)0x02) #define ADC_Channel_3 ((uint8_t)0x03) #define ADC_Channel_4 ((uint8_t)0x04) #define ADC_Channel_5 ((uint8_t)0x05) #define ADC_Channel_6 ((uint8_t)0x06) #define ADC_Channel_7 ((uint8_t)0x07) #define ADC_Channel_8 ((uint8_t)0x08) #define ADC_Channel_9 ((uint8_t)0x09) #define ADC_Channel_10 ((uint8_t)0x0A) #define ADC_Channel_11 ((uint8_t)0x0B) #define ADC_Channel_12 ((uint8_t)0x0C) #define ADC_Channel_13 ((uint8_t)0x0D) #define ADC_Channel_14 ((uint8_t)0x0E) #define ADC_Channel_15 ((uint8_t)0x0F) #define ADC_Channel_16 ((uint8_t)0x10) #define ADC_Channel_17 ((uint8_t)0x11) #define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16) #define ADC_Channel_Vrefint ((uint8_t)ADC_Channel_17) #define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || ((CHANNEL) == ADC_Channel_1) || \ ((CHANNEL) == ADC_Channel_2) || ((CHANNEL) == ADC_Channel_3) || \ ((CHANNEL) == ADC_Channel_4) || ((CHANNEL) == ADC_Channel_5) || \ ((CHANNEL) == ADC_Channel_6) || ((CHANNEL) == ADC_Channel_7) || \ ((CHANNEL) == ADC_Channel_8) || ((CHANNEL) == ADC_Channel_9) || \ ((CHANNEL) == ADC_Channel_10) || ((CHANNEL) == ADC_Channel_11) || \ ((CHANNEL) == ADC_Channel_12) || ((CHANNEL) == ADC_Channel_13) || \ ((CHANNEL) == ADC_Channel_14) || ((CHANNEL) == ADC_Channel_15) || \ ((CHANNEL) == ADC_Channel_16) || ((CHANNEL) == ADC_Channel_17)) /** * @} */ /** @defgroup ADC_sampling_time * @{ */ #define ADC_SampleTime_1Cycles5 ((uint8_t)0x00) #define ADC_SampleTime_7Cycles5 ((uint8_t)0x01) #define ADC_SampleTime_13Cycles5 ((uint8_t)0x02) #define ADC_SampleTime_28Cycles5 ((uint8_t)0x03) #define ADC_SampleTime_41Cycles5 ((uint8_t)0x04) #define ADC_SampleTime_55Cycles5 ((uint8_t)0x05) #define ADC_SampleTime_71Cycles5 ((uint8_t)0x06) #define ADC_SampleTime_239Cycles5 ((uint8_t)0x07) #define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1Cycles5) || \ ((TIME) == ADC_SampleTime_7Cycles5) || \ ((TIME) == ADC_SampleTime_13Cycles5) || \ ((TIME) == ADC_SampleTime_28Cycles5) || \ ((TIME) == ADC_SampleTime_41Cycles5) || \ ((TIME) == ADC_SampleTime_55Cycles5) || \ ((TIME) == ADC_SampleTime_71Cycles5) || \ ((TIME) == ADC_SampleTime_239Cycles5)) /** * @} */ /** @defgroup ADC_external_trigger_sources_for_injected_channels_conversion * @{ */ #define ADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00002000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00003000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00004000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00005000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4 ((uint32_t)0x00006000) /*!< For ADC1 and ADC2 */ #define ADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00000000) /*!< For ADC1, ADC2 and ADC3 */ #define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00001000) /*!< For ADC1, ADC2 and ADC3 */ #define ADC_ExternalTrigInjecConv_None ((uint32_t)0x00007000) /*!< For ADC1, ADC2 and ADC3 */ #define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00002000) /*!< For ADC3 only */ #define ADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x00003000) /*!< For ADC3 only */ #define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x00004000) /*!< For ADC3 only */ #define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x00005000) /*!< For ADC3 only */ #define ADC_ExternalTrigInjecConv_T5_CC4 ((uint32_t)0x00006000) /*!< For ADC3 only */ #define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_None) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) || \ ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4)) /** * @} */ /** @defgroup ADC_injected_channel_selection * @{ */ #define ADC_InjectedChannel_1 ((uint8_t)0x14) #define ADC_InjectedChannel_2 ((uint8_t)0x18) #define ADC_InjectedChannel_3 ((uint8_t)0x1C) #define ADC_InjectedChannel_4 ((uint8_t)0x20) #define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) || \ ((CHANNEL) == ADC_InjectedChannel_2) || \ ((CHANNEL) == ADC_InjectedChannel_3) || \ ((CHANNEL) == ADC_InjectedChannel_4)) /** * @} */ /** @defgroup ADC_analog_watchdog_selection * @{ */ #define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200) #define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200) #define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200) #define ADC_AnalogWatchdog_AllRegEnable ((uint32_t)0x00800000) #define ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000) #define ADC_AnalogWatchdog_AllRegAllInjecEnable ((uint32_t)0x00C00000) #define ADC_AnalogWatchdog_None ((uint32_t)0x00000000) #define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || \ ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || \ ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || \ ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || \ ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || \ ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \ ((WATCHDOG) == ADC_AnalogWatchdog_None)) /** * @} */ /** @defgroup ADC_interrupts_definition * @{ */ #define ADC_IT_EOC ((uint16_t)0x0220) #define ADC_IT_AWD ((uint16_t)0x0140) #define ADC_IT_JEOC ((uint16_t)0x0480) #define IS_ADC_IT(IT) ((((IT) & (uint16_t)0xF81F) == 0x00) && ((IT) != 0x00)) #define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || \ ((IT) == ADC_IT_JEOC)) /** * @} */ /** @defgroup ADC_flags_definition * @{ */ #define ADC_FLAG_AWD ((uint8_t)0x01) #define ADC_FLAG_EOC ((uint8_t)0x02) #define ADC_FLAG_JEOC ((uint8_t)0x04) #define ADC_FLAG_JSTRT ((uint8_t)0x08) #define ADC_FLAG_STRT ((uint8_t)0x10) #define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xE0) == 0x00) && ((FLAG) != 0x00)) #define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_EOC) || \ ((FLAG) == ADC_FLAG_JEOC) || ((FLAG)== ADC_FLAG_JSTRT) || \ ((FLAG) == ADC_FLAG_STRT)) /** * @} */ /** @defgroup ADC_thresholds * @{ */ #define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF) /** * @} */ /** @defgroup ADC_injected_offset * @{ */ #define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF) /** * @} */ /** @defgroup ADC_injected_length * @{ */ #define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4)) /** * @} */ /** @defgroup ADC_injected_rank * @{ */ #define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4)) /** * @} */ /** @defgroup ADC_regular_length * @{ */ #define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10)) /** * @} */ /** @defgroup ADC_regular_rank * @{ */ #define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10)) /** * @} */ /** @defgroup ADC_regular_discontinuous_mode_number * @{ */ #define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8)) /** * @} */ /** * @} */ /** @defgroup ADC_Exported_Macros * @{ */ /** * @} */ /** @defgroup ADC_Exported_Functions * @{ */ void ADC_DeInit(ADC_TypeDef* ADCx); void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct); void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState); void ADC_ResetCalibration(ADC_TypeDef* ADCx); FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx); void ADC_StartCalibration(ADC_TypeDef* ADCx); FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx); void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx); void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number); void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx); uint32_t ADC_GetDualModeConversionValue(void); void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv); void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx); void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length); void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset); uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel); void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog); void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold); void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); void ADC_TempSensorVrefintCmd(FunctionalState NewState); FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT); void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /*__STM32F10x_ADC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_bkp.h ================================================ /** ****************************************************************************** * @file stm32f10x_bkp.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the BKP firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_BKP_H #define __STM32F10x_BKP_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup BKP * @{ */ /** @defgroup BKP_Exported_Types * @{ */ /** * @} */ /** @defgroup BKP_Exported_Constants * @{ */ /** @defgroup Tamper_Pin_active_level * @{ */ #define BKP_TamperPinLevel_High ((uint16_t)0x0000) #define BKP_TamperPinLevel_Low ((uint16_t)0x0001) #define IS_BKP_TAMPER_PIN_LEVEL(LEVEL) (((LEVEL) == BKP_TamperPinLevel_High) || \ ((LEVEL) == BKP_TamperPinLevel_Low)) /** * @} */ /** @defgroup RTC_output_source_to_output_on_the_Tamper_pin * @{ */ #define BKP_RTCOutputSource_None ((uint16_t)0x0000) #define BKP_RTCOutputSource_CalibClock ((uint16_t)0x0080) #define BKP_RTCOutputSource_Alarm ((uint16_t)0x0100) #define BKP_RTCOutputSource_Second ((uint16_t)0x0300) #define IS_BKP_RTC_OUTPUT_SOURCE(SOURCE) (((SOURCE) == BKP_RTCOutputSource_None) || \ ((SOURCE) == BKP_RTCOutputSource_CalibClock) || \ ((SOURCE) == BKP_RTCOutputSource_Alarm) || \ ((SOURCE) == BKP_RTCOutputSource_Second)) /** * @} */ /** @defgroup Data_Backup_Register * @{ */ #define BKP_DR1 ((uint16_t)0x0004) #define BKP_DR2 ((uint16_t)0x0008) #define BKP_DR3 ((uint16_t)0x000C) #define BKP_DR4 ((uint16_t)0x0010) #define BKP_DR5 ((uint16_t)0x0014) #define BKP_DR6 ((uint16_t)0x0018) #define BKP_DR7 ((uint16_t)0x001C) #define BKP_DR8 ((uint16_t)0x0020) #define BKP_DR9 ((uint16_t)0x0024) #define BKP_DR10 ((uint16_t)0x0028) #define BKP_DR11 ((uint16_t)0x0040) #define BKP_DR12 ((uint16_t)0x0044) #define BKP_DR13 ((uint16_t)0x0048) #define BKP_DR14 ((uint16_t)0x004C) #define BKP_DR15 ((uint16_t)0x0050) #define BKP_DR16 ((uint16_t)0x0054) #define BKP_DR17 ((uint16_t)0x0058) #define BKP_DR18 ((uint16_t)0x005C) #define BKP_DR19 ((uint16_t)0x0060) #define BKP_DR20 ((uint16_t)0x0064) #define BKP_DR21 ((uint16_t)0x0068) #define BKP_DR22 ((uint16_t)0x006C) #define BKP_DR23 ((uint16_t)0x0070) #define BKP_DR24 ((uint16_t)0x0074) #define BKP_DR25 ((uint16_t)0x0078) #define BKP_DR26 ((uint16_t)0x007C) #define BKP_DR27 ((uint16_t)0x0080) #define BKP_DR28 ((uint16_t)0x0084) #define BKP_DR29 ((uint16_t)0x0088) #define BKP_DR30 ((uint16_t)0x008C) #define BKP_DR31 ((uint16_t)0x0090) #define BKP_DR32 ((uint16_t)0x0094) #define BKP_DR33 ((uint16_t)0x0098) #define BKP_DR34 ((uint16_t)0x009C) #define BKP_DR35 ((uint16_t)0x00A0) #define BKP_DR36 ((uint16_t)0x00A4) #define BKP_DR37 ((uint16_t)0x00A8) #define BKP_DR38 ((uint16_t)0x00AC) #define BKP_DR39 ((uint16_t)0x00B0) #define BKP_DR40 ((uint16_t)0x00B4) #define BKP_DR41 ((uint16_t)0x00B8) #define BKP_DR42 ((uint16_t)0x00BC) #define IS_BKP_DR(DR) (((DR) == BKP_DR1) || ((DR) == BKP_DR2) || ((DR) == BKP_DR3) || \ ((DR) == BKP_DR4) || ((DR) == BKP_DR5) || ((DR) == BKP_DR6) || \ ((DR) == BKP_DR7) || ((DR) == BKP_DR8) || ((DR) == BKP_DR9) || \ ((DR) == BKP_DR10) || ((DR) == BKP_DR11) || ((DR) == BKP_DR12) || \ ((DR) == BKP_DR13) || ((DR) == BKP_DR14) || ((DR) == BKP_DR15) || \ ((DR) == BKP_DR16) || ((DR) == BKP_DR17) || ((DR) == BKP_DR18) || \ ((DR) == BKP_DR19) || ((DR) == BKP_DR20) || ((DR) == BKP_DR21) || \ ((DR) == BKP_DR22) || ((DR) == BKP_DR23) || ((DR) == BKP_DR24) || \ ((DR) == BKP_DR25) || ((DR) == BKP_DR26) || ((DR) == BKP_DR27) || \ ((DR) == BKP_DR28) || ((DR) == BKP_DR29) || ((DR) == BKP_DR30) || \ ((DR) == BKP_DR31) || ((DR) == BKP_DR32) || ((DR) == BKP_DR33) || \ ((DR) == BKP_DR34) || ((DR) == BKP_DR35) || ((DR) == BKP_DR36) || \ ((DR) == BKP_DR37) || ((DR) == BKP_DR38) || ((DR) == BKP_DR39) || \ ((DR) == BKP_DR40) || ((DR) == BKP_DR41) || ((DR) == BKP_DR42)) #define IS_BKP_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x7F) /** * @} */ /** * @} */ /** @defgroup BKP_Exported_Macros * @{ */ /** * @} */ /** @defgroup BKP_Exported_Functions * @{ */ void BKP_DeInit(void); void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel); void BKP_TamperPinCmd(FunctionalState NewState); void BKP_ITConfig(FunctionalState NewState); void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource); void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue); void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data); uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR); FlagStatus BKP_GetFlagStatus(void); void BKP_ClearFlag(void); ITStatus BKP_GetITStatus(void); void BKP_ClearITPendingBit(void); #ifdef __cplusplus } #endif #endif /* __STM32F10x_BKP_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_can.h ================================================ /** ****************************************************************************** * @file stm32f10x_can.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the CAN firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_CAN_H #define __STM32F10x_CAN_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup CAN * @{ */ /** @defgroup CAN_Exported_Types * @{ */ #define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN1) || \ ((PERIPH) == CAN2)) /** * @brief CAN init structure definition */ typedef struct { uint16_t CAN_Prescaler; /*!< Specifies the length of a time quantum. It ranges from 1 to 1024. */ uint8_t CAN_Mode; /*!< Specifies the CAN operating mode. This parameter can be a value of @ref CAN_operating_mode */ uint8_t CAN_SJW; /*!< Specifies the maximum number of time quanta the CAN hardware is allowed to lengthen or shorten a bit to perform resynchronization. This parameter can be a value of @ref CAN_synchronisation_jump_width */ uint8_t CAN_BS1; /*!< Specifies the number of time quanta in Bit Segment 1. This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_1 */ uint8_t CAN_BS2; /*!< Specifies the number of time quanta in Bit Segment 2. This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */ FunctionalState CAN_TTCM; /*!< Enable or disable the time triggered communication mode. This parameter can be set either to ENABLE or DISABLE. */ FunctionalState CAN_ABOM; /*!< Enable or disable the automatic bus-off management. This parameter can be set either to ENABLE or DISABLE. */ FunctionalState CAN_AWUM; /*!< Enable or disable the automatic wake-up mode. This parameter can be set either to ENABLE or DISABLE. */ FunctionalState CAN_NART; /*!< Enable or disable the no-automatic retransmission mode. This parameter can be set either to ENABLE or DISABLE. */ FunctionalState CAN_RFLM; /*!< Enable or disable the Receive FIFO Locked mode. This parameter can be set either to ENABLE or DISABLE. */ FunctionalState CAN_TXFP; /*!< Enable or disable the transmit FIFO priority. This parameter can be set either to ENABLE or DISABLE. */ } CAN_InitTypeDef; /** * @brief CAN filter init structure definition */ typedef struct { uint16_t CAN_FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit configuration, first one for a 16-bit configuration). This parameter can be a value between 0x0000 and 0xFFFF */ uint16_t CAN_FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit configuration, second one for a 16-bit configuration). This parameter can be a value between 0x0000 and 0xFFFF */ uint16_t CAN_FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number, according to the mode (MSBs for a 32-bit configuration, first one for a 16-bit configuration). This parameter can be a value between 0x0000 and 0xFFFF */ uint16_t CAN_FilterMaskIdLow; /*!< Specifies the filter mask number or identification number, according to the mode (LSBs for a 32-bit configuration, second one for a 16-bit configuration). This parameter can be a value between 0x0000 and 0xFFFF */ uint16_t CAN_FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter. This parameter can be a value of @ref CAN_filter_FIFO */ uint8_t CAN_FilterNumber; /*!< Specifies the filter which will be initialized. It ranges from 0 to 13. */ uint8_t CAN_FilterMode; /*!< Specifies the filter mode to be initialized. This parameter can be a value of @ref CAN_filter_mode */ uint8_t CAN_FilterScale; /*!< Specifies the filter scale. This parameter can be a value of @ref CAN_filter_scale */ FunctionalState CAN_FilterActivation; /*!< Enable or disable the filter. This parameter can be set either to ENABLE or DISABLE. */ } CAN_FilterInitTypeDef; /** * @brief CAN Tx message structure definition */ typedef struct { uint32_t StdId; /*!< Specifies the standard identifier. This parameter can be a value between 0 to 0x7FF. */ uint32_t ExtId; /*!< Specifies the extended identifier. This parameter can be a value between 0 to 0x1FFFFFFF. */ uint8_t IDE; /*!< Specifies the type of identifier for the message that will be transmitted. This parameter can be a value of @ref CAN_identifier_type */ uint8_t RTR; /*!< Specifies the type of frame for the message that will be transmitted. This parameter can be a value of @ref CAN_remote_transmission_request */ uint8_t DLC; /*!< Specifies the length of the frame that will be transmitted. This parameter can be a value between 0 to 8 */ uint8_t Data[8]; /*!< Contains the data to be transmitted. It ranges from 0 to 0xFF. */ } CanTxMsg; /** * @brief CAN Rx message structure definition */ typedef struct { uint32_t StdId; /*!< Specifies the standard identifier. This parameter can be a value between 0 to 0x7FF. */ uint32_t ExtId; /*!< Specifies the extended identifier. This parameter can be a value between 0 to 0x1FFFFFFF. */ uint8_t IDE; /*!< Specifies the type of identifier for the message that will be received. This parameter can be a value of @ref CAN_identifier_type */ uint8_t RTR; /*!< Specifies the type of frame for the received message. This parameter can be a value of @ref CAN_remote_transmission_request */ uint8_t DLC; /*!< Specifies the length of the frame that will be received. This parameter can be a value between 0 to 8 */ uint8_t Data[8]; /*!< Contains the data to be received. It ranges from 0 to 0xFF. */ uint8_t FMI; /*!< Specifies the index of the filter the message stored in the mailbox passes through. This parameter can be a value between 0 to 0xFF */ } CanRxMsg; /** * @} */ /** @defgroup CAN_Exported_Constants * @{ */ /** @defgroup CAN_sleep_constants * @{ */ #define CAN_InitStatus_Failed ((uint8_t)0x00) /*!< CAN initialization failed */ #define CAN_InitStatus_Success ((uint8_t)0x01) /*!< CAN initialization OK */ /** * @} */ /** @defgroup CAN_Mode * @{ */ #define CAN_Mode_Normal ((uint8_t)0x00) /*!< normal mode */ #define CAN_Mode_LoopBack ((uint8_t)0x01) /*!< loopback mode */ #define CAN_Mode_Silent ((uint8_t)0x02) /*!< silent mode */ #define CAN_Mode_Silent_LoopBack ((uint8_t)0x03) /*!< loopback combined with silent mode */ #define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || \ ((MODE) == CAN_Mode_LoopBack)|| \ ((MODE) == CAN_Mode_Silent) || \ ((MODE) == CAN_Mode_Silent_LoopBack)) /** * @} */ /** * @defgroup CAN_Operating_Mode * @{ */ #define CAN_OperatingMode_Initialization ((uint8_t)0x00) /*!< Initialization mode */ #define CAN_OperatingMode_Normal ((uint8_t)0x01) /*!< Normal mode */ #define CAN_OperatingMode_Sleep ((uint8_t)0x02) /*!< sleep mode */ #define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\ ((MODE) == CAN_OperatingMode_Normal)|| \ ((MODE) == CAN_OperatingMode_Sleep)) /** * @} */ /** * @defgroup CAN_Mode_Status * @{ */ #define CAN_ModeStatus_Failed ((uint8_t)0x00) /*!< CAN entering the specific mode failed */ #define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed) /*!< CAN entering the specific mode Succeed */ /** * @} */ /** @defgroup CAN_synchronisation_jump_width * @{ */ #define CAN_SJW_1tq ((uint8_t)0x00) /*!< 1 time quantum */ #define CAN_SJW_2tq ((uint8_t)0x01) /*!< 2 time quantum */ #define CAN_SJW_3tq ((uint8_t)0x02) /*!< 3 time quantum */ #define CAN_SJW_4tq ((uint8_t)0x03) /*!< 4 time quantum */ #define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| \ ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq)) /** * @} */ /** @defgroup CAN_time_quantum_in_bit_segment_1 * @{ */ #define CAN_BS1_1tq ((uint8_t)0x00) /*!< 1 time quantum */ #define CAN_BS1_2tq ((uint8_t)0x01) /*!< 2 time quantum */ #define CAN_BS1_3tq ((uint8_t)0x02) /*!< 3 time quantum */ #define CAN_BS1_4tq ((uint8_t)0x03) /*!< 4 time quantum */ #define CAN_BS1_5tq ((uint8_t)0x04) /*!< 5 time quantum */ #define CAN_BS1_6tq ((uint8_t)0x05) /*!< 6 time quantum */ #define CAN_BS1_7tq ((uint8_t)0x06) /*!< 7 time quantum */ #define CAN_BS1_8tq ((uint8_t)0x07) /*!< 8 time quantum */ #define CAN_BS1_9tq ((uint8_t)0x08) /*!< 9 time quantum */ #define CAN_BS1_10tq ((uint8_t)0x09) /*!< 10 time quantum */ #define CAN_BS1_11tq ((uint8_t)0x0A) /*!< 11 time quantum */ #define CAN_BS1_12tq ((uint8_t)0x0B) /*!< 12 time quantum */ #define CAN_BS1_13tq ((uint8_t)0x0C) /*!< 13 time quantum */ #define CAN_BS1_14tq ((uint8_t)0x0D) /*!< 14 time quantum */ #define CAN_BS1_15tq ((uint8_t)0x0E) /*!< 15 time quantum */ #define CAN_BS1_16tq ((uint8_t)0x0F) /*!< 16 time quantum */ #define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq) /** * @} */ /** @defgroup CAN_time_quantum_in_bit_segment_2 * @{ */ #define CAN_BS2_1tq ((uint8_t)0x00) /*!< 1 time quantum */ #define CAN_BS2_2tq ((uint8_t)0x01) /*!< 2 time quantum */ #define CAN_BS2_3tq ((uint8_t)0x02) /*!< 3 time quantum */ #define CAN_BS2_4tq ((uint8_t)0x03) /*!< 4 time quantum */ #define CAN_BS2_5tq ((uint8_t)0x04) /*!< 5 time quantum */ #define CAN_BS2_6tq ((uint8_t)0x05) /*!< 6 time quantum */ #define CAN_BS2_7tq ((uint8_t)0x06) /*!< 7 time quantum */ #define CAN_BS2_8tq ((uint8_t)0x07) /*!< 8 time quantum */ #define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq) /** * @} */ /** @defgroup CAN_clock_prescaler * @{ */ #define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024)) /** * @} */ /** @defgroup CAN_filter_number * @{ */ #ifndef STM32F10X_CL #define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 13) #else #define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27) #endif /* STM32F10X_CL */ /** * @} */ /** @defgroup CAN_filter_mode * @{ */ #define CAN_FilterMode_IdMask ((uint8_t)0x00) /*!< identifier/mask mode */ #define CAN_FilterMode_IdList ((uint8_t)0x01) /*!< identifier list mode */ #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \ ((MODE) == CAN_FilterMode_IdList)) /** * @} */ /** @defgroup CAN_filter_scale * @{ */ #define CAN_FilterScale_16bit ((uint8_t)0x00) /*!< Two 16-bit filters */ #define CAN_FilterScale_32bit ((uint8_t)0x01) /*!< One 32-bit filter */ #define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || \ ((SCALE) == CAN_FilterScale_32bit)) /** * @} */ /** @defgroup CAN_filter_FIFO * @{ */ #define CAN_Filter_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */ #define CAN_Filter_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */ #define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || \ ((FIFO) == CAN_FilterFIFO1)) /** * @} */ /** @defgroup Start_bank_filter_for_slave_CAN * @{ */ #define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27)) /** * @} */ /** @defgroup CAN_Tx * @{ */ #define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02)) #define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF)) #define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF)) #define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08)) /** * @} */ /** @defgroup CAN_identifier_type * @{ */ #define CAN_Id_Standard ((uint32_t)0x00000000) /*!< Standard Id */ #define CAN_Id_Extended ((uint32_t)0x00000004) /*!< Extended Id */ #define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || \ ((IDTYPE) == CAN_Id_Extended)) /** * @} */ /** @defgroup CAN_remote_transmission_request * @{ */ #define CAN_RTR_Data ((uint32_t)0x00000000) /*!< Data frame */ #define CAN_RTR_Remote ((uint32_t)0x00000002) /*!< Remote frame */ #define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote)) /** * @} */ /** @defgroup CAN_transmit_constants * @{ */ #define CAN_TxStatus_Failed ((uint8_t)0x00)/*!< CAN transmission failed */ #define CAN_TxStatus_Ok ((uint8_t)0x01) /*!< CAN transmission succeeded */ #define CAN_TxStatus_Pending ((uint8_t)0x02) /*!< CAN transmission pending */ #define CAN_TxStatus_NoMailBox ((uint8_t)0x04) /*!< CAN cell did not provide an empty mailbox */ /** * @} */ /** @defgroup CAN_receive_FIFO_number_constants * @{ */ #define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */ #define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */ #define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1)) /** * @} */ /** @defgroup CAN_sleep_constants * @{ */ #define CAN_Sleep_Failed ((uint8_t)0x00) /*!< CAN did not enter the sleep mode */ #define CAN_Sleep_Ok ((uint8_t)0x01) /*!< CAN entered the sleep mode */ /** * @} */ /** @defgroup CAN_wake_up_constants * @{ */ #define CAN_WakeUp_Failed ((uint8_t)0x00) /*!< CAN did not leave the sleep mode */ #define CAN_WakeUp_Ok ((uint8_t)0x01) /*!< CAN leaved the sleep mode */ /** * @} */ /** * @defgroup CAN_Error_Code_constants * @{ */ #define CAN_ErrorCode_NoErr ((uint8_t)0x00) /*!< No Error */ #define CAN_ErrorCode_StuffErr ((uint8_t)0x10) /*!< Stuff Error */ #define CAN_ErrorCode_FormErr ((uint8_t)0x20) /*!< Form Error */ #define CAN_ErrorCode_ACKErr ((uint8_t)0x30) /*!< Acknowledgment Error */ #define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40) /*!< Bit Recessive Error */ #define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50) /*!< Bit Dominant Error */ #define CAN_ErrorCode_CRCErr ((uint8_t)0x60) /*!< CRC Error */ #define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70) /*!< Software Set Error */ /** * @} */ /** @defgroup CAN_flags * @{ */ /* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus() and CAN_ClearFlag() functions. */ /* If the flag is 0x1XXXXXXX, it means that it can only be used with CAN_GetFlagStatus() function. */ /* Transmit Flags */ #define CAN_FLAG_RQCP0 ((uint32_t)0x38000001) /*!< Request MailBox0 Flag */ #define CAN_FLAG_RQCP1 ((uint32_t)0x38000100) /*!< Request MailBox1 Flag */ #define CAN_FLAG_RQCP2 ((uint32_t)0x38010000) /*!< Request MailBox2 Flag */ /* Receive Flags */ #define CAN_FLAG_FMP0 ((uint32_t)0x12000003) /*!< FIFO 0 Message Pending Flag */ #define CAN_FLAG_FF0 ((uint32_t)0x32000008) /*!< FIFO 0 Full Flag */ #define CAN_FLAG_FOV0 ((uint32_t)0x32000010) /*!< FIFO 0 Overrun Flag */ #define CAN_FLAG_FMP1 ((uint32_t)0x14000003) /*!< FIFO 1 Message Pending Flag */ #define CAN_FLAG_FF1 ((uint32_t)0x34000008) /*!< FIFO 1 Full Flag */ #define CAN_FLAG_FOV1 ((uint32_t)0x34000010) /*!< FIFO 1 Overrun Flag */ /* Operating Mode Flags */ #define CAN_FLAG_WKU ((uint32_t)0x31000008) /*!< Wake up Flag */ #define CAN_FLAG_SLAK ((uint32_t)0x31000012) /*!< Sleep acknowledge Flag */ /* Note: When SLAK intterupt is disabled (SLKIE=0), no polling on SLAKI is possible. In this case the SLAK bit can be polled.*/ /* Error Flags */ #define CAN_FLAG_EWG ((uint32_t)0x10F00001) /*!< Error Warning Flag */ #define CAN_FLAG_EPV ((uint32_t)0x10F00002) /*!< Error Passive Flag */ #define CAN_FLAG_BOF ((uint32_t)0x10F00004) /*!< Bus-Off Flag */ #define CAN_FLAG_LEC ((uint32_t)0x30F00070) /*!< Last error code Flag */ #define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || \ ((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || \ ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || \ ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || \ ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || \ ((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || \ ((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || \ ((FLAG) == CAN_FLAG_SLAK )) #define IS_CAN_CLEAR_FLAG(FLAG)(((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || \ ((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || \ ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) ||\ ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || \ ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK)) /** * @} */ /** @defgroup CAN_interrupts * @{ */ #define CAN_IT_TME ((uint32_t)0x00000001) /*!< Transmit mailbox empty Interrupt*/ /* Receive Interrupts */ #define CAN_IT_FMP0 ((uint32_t)0x00000002) /*!< FIFO 0 message pending Interrupt*/ #define CAN_IT_FF0 ((uint32_t)0x00000004) /*!< FIFO 0 full Interrupt*/ #define CAN_IT_FOV0 ((uint32_t)0x00000008) /*!< FIFO 0 overrun Interrupt*/ #define CAN_IT_FMP1 ((uint32_t)0x00000010) /*!< FIFO 1 message pending Interrupt*/ #define CAN_IT_FF1 ((uint32_t)0x00000020) /*!< FIFO 1 full Interrupt*/ #define CAN_IT_FOV1 ((uint32_t)0x00000040) /*!< FIFO 1 overrun Interrupt*/ /* Operating Mode Interrupts */ #define CAN_IT_WKU ((uint32_t)0x00010000) /*!< Wake-up Interrupt*/ #define CAN_IT_SLK ((uint32_t)0x00020000) /*!< Sleep acknowledge Interrupt*/ /* Error Interrupts */ #define CAN_IT_EWG ((uint32_t)0x00000100) /*!< Error warning Interrupt*/ #define CAN_IT_EPV ((uint32_t)0x00000200) /*!< Error passive Interrupt*/ #define CAN_IT_BOF ((uint32_t)0x00000400) /*!< Bus-off Interrupt*/ #define CAN_IT_LEC ((uint32_t)0x00000800) /*!< Last error code Interrupt*/ #define CAN_IT_ERR ((uint32_t)0x00008000) /*!< Error Interrupt*/ /* Flags named as Interrupts : kept only for FW compatibility */ #define CAN_IT_RQCP0 CAN_IT_TME #define CAN_IT_RQCP1 CAN_IT_TME #define CAN_IT_RQCP2 CAN_IT_TME #define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) ||\ ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) ||\ ((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) ||\ ((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) ||\ ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\ ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\ ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK)) #define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) ||\ ((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) ||\ ((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) ||\ ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\ ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\ ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK)) /** * @} */ /** @defgroup CAN_Legacy * @{ */ #define CANINITFAILED CAN_InitStatus_Failed #define CANINITOK CAN_InitStatus_Success #define CAN_FilterFIFO0 CAN_Filter_FIFO0 #define CAN_FilterFIFO1 CAN_Filter_FIFO1 #define CAN_ID_STD CAN_Id_Standard #define CAN_ID_EXT CAN_Id_Extended #define CAN_RTR_DATA CAN_RTR_Data #define CAN_RTR_REMOTE CAN_RTR_Remote #define CANTXFAILE CAN_TxStatus_Failed #define CANTXOK CAN_TxStatus_Ok #define CANTXPENDING CAN_TxStatus_Pending #define CAN_NO_MB CAN_TxStatus_NoMailBox #define CANSLEEPFAILED CAN_Sleep_Failed #define CANSLEEPOK CAN_Sleep_Ok #define CANWAKEUPFAILED CAN_WakeUp_Failed #define CANWAKEUPOK CAN_WakeUp_Ok /** * @} */ /** * @} */ /** @defgroup CAN_Exported_Macros * @{ */ /** * @} */ /** @defgroup CAN_Exported_Functions * @{ */ /* Function used to set the CAN configuration to the default reset state *****/ void CAN_DeInit(CAN_TypeDef* CANx); /* Initialization and Configuration functions *********************************/ uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct); void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct); void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct); void CAN_SlaveStartBank(uint8_t CAN_BankNumber); void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState); void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState); /* Transmit functions *********************************************************/ uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage); uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox); void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox); /* Receive functions **********************************************************/ void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage); void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber); uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber); /* Operation modes functions **************************************************/ uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode); uint8_t CAN_Sleep(CAN_TypeDef* CANx); uint8_t CAN_WakeUp(CAN_TypeDef* CANx); /* Error management functions *************************************************/ uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx); uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx); uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx); /* Interrupts and flags management functions **********************************/ void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState); FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG); void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG); ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT); void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __STM32F10x_CAN_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_cec.h ================================================ /** ****************************************************************************** * @file stm32f10x_cec.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the CEC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_CEC_H #define __STM32F10x_CEC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup CEC * @{ */ /** @defgroup CEC_Exported_Types * @{ */ /** * @brief CEC Init structure definition */ typedef struct { uint16_t CEC_BitTimingMode; /*!< Configures the CEC Bit Timing Error Mode. This parameter can be a value of @ref CEC_BitTiming_Mode */ uint16_t CEC_BitPeriodMode; /*!< Configures the CEC Bit Period Error Mode. This parameter can be a value of @ref CEC_BitPeriod_Mode */ }CEC_InitTypeDef; /** * @} */ /** @defgroup CEC_Exported_Constants * @{ */ /** @defgroup CEC_BitTiming_Mode * @{ */ #define CEC_BitTimingStdMode ((uint16_t)0x00) /*!< Bit timing error Standard Mode */ #define CEC_BitTimingErrFreeMode CEC_CFGR_BTEM /*!< Bit timing error Free Mode */ #define IS_CEC_BIT_TIMING_ERROR_MODE(MODE) (((MODE) == CEC_BitTimingStdMode) || \ ((MODE) == CEC_BitTimingErrFreeMode)) /** * @} */ /** @defgroup CEC_BitPeriod_Mode * @{ */ #define CEC_BitPeriodStdMode ((uint16_t)0x00) /*!< Bit period error Standard Mode */ #define CEC_BitPeriodFlexibleMode CEC_CFGR_BPEM /*!< Bit period error Flexible Mode */ #define IS_CEC_BIT_PERIOD_ERROR_MODE(MODE) (((MODE) == CEC_BitPeriodStdMode) || \ ((MODE) == CEC_BitPeriodFlexibleMode)) /** * @} */ /** @defgroup CEC_interrupts_definition * @{ */ #define CEC_IT_TERR CEC_CSR_TERR #define CEC_IT_TBTRF CEC_CSR_TBTRF #define CEC_IT_RERR CEC_CSR_RERR #define CEC_IT_RBTF CEC_CSR_RBTF #define IS_CEC_GET_IT(IT) (((IT) == CEC_IT_TERR) || ((IT) == CEC_IT_TBTRF) || \ ((IT) == CEC_IT_RERR) || ((IT) == CEC_IT_RBTF)) /** * @} */ /** @defgroup CEC_Own_Address * @{ */ #define IS_CEC_ADDRESS(ADDRESS) ((ADDRESS) < 0x10) /** * @} */ /** @defgroup CEC_Prescaler * @{ */ #define IS_CEC_PRESCALER(PRESCALER) ((PRESCALER) <= 0x3FFF) /** * @} */ /** @defgroup CEC_flags_definition * @{ */ /** * @brief ESR register flags */ #define CEC_FLAG_BTE ((uint32_t)0x10010000) #define CEC_FLAG_BPE ((uint32_t)0x10020000) #define CEC_FLAG_RBTFE ((uint32_t)0x10040000) #define CEC_FLAG_SBE ((uint32_t)0x10080000) #define CEC_FLAG_ACKE ((uint32_t)0x10100000) #define CEC_FLAG_LINE ((uint32_t)0x10200000) #define CEC_FLAG_TBTFE ((uint32_t)0x10400000) /** * @brief CSR register flags */ #define CEC_FLAG_TEOM ((uint32_t)0x00000002) #define CEC_FLAG_TERR ((uint32_t)0x00000004) #define CEC_FLAG_TBTRF ((uint32_t)0x00000008) #define CEC_FLAG_RSOM ((uint32_t)0x00000010) #define CEC_FLAG_REOM ((uint32_t)0x00000020) #define CEC_FLAG_RERR ((uint32_t)0x00000040) #define CEC_FLAG_RBTF ((uint32_t)0x00000080) #define IS_CEC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFF03) == 0x00) && ((FLAG) != 0x00)) #define IS_CEC_GET_FLAG(FLAG) (((FLAG) == CEC_FLAG_BTE) || ((FLAG) == CEC_FLAG_BPE) || \ ((FLAG) == CEC_FLAG_RBTFE) || ((FLAG)== CEC_FLAG_SBE) || \ ((FLAG) == CEC_FLAG_ACKE) || ((FLAG) == CEC_FLAG_LINE) || \ ((FLAG) == CEC_FLAG_TBTFE) || ((FLAG) == CEC_FLAG_TEOM) || \ ((FLAG) == CEC_FLAG_TERR) || ((FLAG) == CEC_FLAG_TBTRF) || \ ((FLAG) == CEC_FLAG_RSOM) || ((FLAG) == CEC_FLAG_REOM) || \ ((FLAG) == CEC_FLAG_RERR) || ((FLAG) == CEC_FLAG_RBTF)) /** * @} */ /** * @} */ /** @defgroup CEC_Exported_Macros * @{ */ /** * @} */ /** @defgroup CEC_Exported_Functions * @{ */ void CEC_DeInit(void); void CEC_Init(CEC_InitTypeDef* CEC_InitStruct); void CEC_Cmd(FunctionalState NewState); void CEC_ITConfig(FunctionalState NewState); void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress); void CEC_SetPrescaler(uint16_t CEC_Prescaler); void CEC_SendDataByte(uint8_t Data); uint8_t CEC_ReceiveDataByte(void); void CEC_StartOfMessage(void); void CEC_EndOfMessageCmd(FunctionalState NewState); FlagStatus CEC_GetFlagStatus(uint32_t CEC_FLAG); void CEC_ClearFlag(uint32_t CEC_FLAG); ITStatus CEC_GetITStatus(uint8_t CEC_IT); void CEC_ClearITPendingBit(uint16_t CEC_IT); #ifdef __cplusplus } #endif #endif /* __STM32F10x_CEC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_crc.h ================================================ /** ****************************************************************************** * @file stm32f10x_crc.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the CRC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_CRC_H #define __STM32F10x_CRC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup CRC * @{ */ /** @defgroup CRC_Exported_Types * @{ */ /** * @} */ /** @defgroup CRC_Exported_Constants * @{ */ /** * @} */ /** @defgroup CRC_Exported_Macros * @{ */ /** * @} */ /** @defgroup CRC_Exported_Functions * @{ */ void CRC_ResetDR(void); uint32_t CRC_CalcCRC(uint32_t Data); uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength); uint32_t CRC_GetCRC(void); void CRC_SetIDRegister(uint8_t IDValue); uint8_t CRC_GetIDRegister(void); #ifdef __cplusplus } #endif #endif /* __STM32F10x_CRC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_dac.h ================================================ /** ****************************************************************************** * @file stm32f10x_dac.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the DAC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_DAC_H #define __STM32F10x_DAC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup DAC * @{ */ /** @defgroup DAC_Exported_Types * @{ */ /** * @brief DAC Init structure definition */ typedef struct { uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel. This parameter can be a value of @ref DAC_trigger_selection */ uint32_t DAC_WaveGeneration; /*!< Specifies whether DAC channel noise waves or triangle waves are generated, or whether no wave is generated. This parameter can be a value of @ref DAC_wave_generation */ uint32_t DAC_LFSRUnmask_TriangleAmplitude; /*!< Specifies the LFSR mask for noise wave generation or the maximum amplitude triangle generation for the DAC channel. This parameter can be a value of @ref DAC_lfsrunmask_triangleamplitude */ uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled. This parameter can be a value of @ref DAC_output_buffer */ }DAC_InitTypeDef; /** * @} */ /** @defgroup DAC_Exported_Constants * @{ */ /** @defgroup DAC_trigger_selection * @{ */ #define DAC_Trigger_None ((uint32_t)0x00000000) /*!< Conversion is automatic once the DAC1_DHRxxxx register has been loaded, and not by external trigger */ #define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004) /*!< TIM6 TRGO selected as external conversion trigger for DAC channel */ #define DAC_Trigger_T8_TRGO ((uint32_t)0x0000000C) /*!< TIM8 TRGO selected as external conversion trigger for DAC channel only in High-density devices*/ #define DAC_Trigger_T3_TRGO ((uint32_t)0x0000000C) /*!< TIM8 TRGO selected as external conversion trigger for DAC channel only in Connectivity line, Medium-density and Low-density Value Line devices */ #define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014) /*!< TIM7 TRGO selected as external conversion trigger for DAC channel */ #define DAC_Trigger_T5_TRGO ((uint32_t)0x0000001C) /*!< TIM5 TRGO selected as external conversion trigger for DAC channel */ #define DAC_Trigger_T15_TRGO ((uint32_t)0x0000001C) /*!< TIM15 TRGO selected as external conversion trigger for DAC channel only in Medium-density and Low-density Value Line devices*/ #define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024) /*!< TIM2 TRGO selected as external conversion trigger for DAC channel */ #define DAC_Trigger_T4_TRGO ((uint32_t)0x0000002C) /*!< TIM4 TRGO selected as external conversion trigger for DAC channel */ #define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034) /*!< EXTI Line9 event selected as external conversion trigger for DAC channel */ #define DAC_Trigger_Software ((uint32_t)0x0000003C) /*!< Conversion started by software trigger for DAC channel */ #define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || \ ((TRIGGER) == DAC_Trigger_T6_TRGO) || \ ((TRIGGER) == DAC_Trigger_T8_TRGO) || \ ((TRIGGER) == DAC_Trigger_T7_TRGO) || \ ((TRIGGER) == DAC_Trigger_T5_TRGO) || \ ((TRIGGER) == DAC_Trigger_T2_TRGO) || \ ((TRIGGER) == DAC_Trigger_T4_TRGO) || \ ((TRIGGER) == DAC_Trigger_Ext_IT9) || \ ((TRIGGER) == DAC_Trigger_Software)) /** * @} */ /** @defgroup DAC_wave_generation * @{ */ #define DAC_WaveGeneration_None ((uint32_t)0x00000000) #define DAC_WaveGeneration_Noise ((uint32_t)0x00000040) #define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080) #define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || \ ((WAVE) == DAC_WaveGeneration_Noise) || \ ((WAVE) == DAC_WaveGeneration_Triangle)) /** * @} */ /** @defgroup DAC_lfsrunmask_triangleamplitude * @{ */ #define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000) /*!< Unmask DAC channel LFSR bit0 for noise wave generation */ #define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */ #define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */ #define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000) /*!< Select max triangle amplitude of 1 */ #define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100) /*!< Select max triangle amplitude of 3 */ #define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200) /*!< Select max triangle amplitude of 7 */ #define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300) /*!< Select max triangle amplitude of 15 */ #define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400) /*!< Select max triangle amplitude of 31 */ #define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500) /*!< Select max triangle amplitude of 63 */ #define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600) /*!< Select max triangle amplitude of 127 */ #define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700) /*!< Select max triangle amplitude of 255 */ #define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800) /*!< Select max triangle amplitude of 511 */ #define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900) /*!< Select max triangle amplitude of 1023 */ #define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00) /*!< Select max triangle amplitude of 2047 */ #define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00) /*!< Select max triangle amplitude of 4095 */ #define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || \ ((VALUE) == DAC_LFSRUnmask_Bits1_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits2_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits3_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits4_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits5_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits6_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits7_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits8_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits9_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits10_0) || \ ((VALUE) == DAC_LFSRUnmask_Bits11_0) || \ ((VALUE) == DAC_TriangleAmplitude_1) || \ ((VALUE) == DAC_TriangleAmplitude_3) || \ ((VALUE) == DAC_TriangleAmplitude_7) || \ ((VALUE) == DAC_TriangleAmplitude_15) || \ ((VALUE) == DAC_TriangleAmplitude_31) || \ ((VALUE) == DAC_TriangleAmplitude_63) || \ ((VALUE) == DAC_TriangleAmplitude_127) || \ ((VALUE) == DAC_TriangleAmplitude_255) || \ ((VALUE) == DAC_TriangleAmplitude_511) || \ ((VALUE) == DAC_TriangleAmplitude_1023) || \ ((VALUE) == DAC_TriangleAmplitude_2047) || \ ((VALUE) == DAC_TriangleAmplitude_4095)) /** * @} */ /** @defgroup DAC_output_buffer * @{ */ #define DAC_OutputBuffer_Enable ((uint32_t)0x00000000) #define DAC_OutputBuffer_Disable ((uint32_t)0x00000002) #define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || \ ((STATE) == DAC_OutputBuffer_Disable)) /** * @} */ /** @defgroup DAC_Channel_selection * @{ */ #define DAC_Channel_1 ((uint32_t)0x00000000) #define DAC_Channel_2 ((uint32_t)0x00000010) #define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || \ ((CHANNEL) == DAC_Channel_2)) /** * @} */ /** @defgroup DAC_data_alignment * @{ */ #define DAC_Align_12b_R ((uint32_t)0x00000000) #define DAC_Align_12b_L ((uint32_t)0x00000004) #define DAC_Align_8b_R ((uint32_t)0x00000008) #define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || \ ((ALIGN) == DAC_Align_12b_L) || \ ((ALIGN) == DAC_Align_8b_R)) /** * @} */ /** @defgroup DAC_wave_generation * @{ */ #define DAC_Wave_Noise ((uint32_t)0x00000040) #define DAC_Wave_Triangle ((uint32_t)0x00000080) #define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || \ ((WAVE) == DAC_Wave_Triangle)) /** * @} */ /** @defgroup DAC_data * @{ */ #define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0) /** * @} */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /** @defgroup DAC_interrupts_definition * @{ */ #define DAC_IT_DMAUDR ((uint32_t)0x00002000) #define IS_DAC_IT(IT) (((IT) == DAC_IT_DMAUDR)) /** * @} */ /** @defgroup DAC_flags_definition * @{ */ #define DAC_FLAG_DMAUDR ((uint32_t)0x00002000) #define IS_DAC_FLAG(FLAG) (((FLAG) == DAC_FLAG_DMAUDR)) /** * @} */ #endif /** * @} */ /** @defgroup DAC_Exported_Macros * @{ */ /** * @} */ /** @defgroup DAC_Exported_Functions * @{ */ void DAC_DeInit(void); void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct); void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct); void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState); #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState); #endif void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState); void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState); void DAC_DualSoftwareTriggerCmd(FunctionalState NewState); void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data); void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data); void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel); #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG); void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG); ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT); void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT); #endif #ifdef __cplusplus } #endif #endif /*__STM32F10x_DAC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_dbgmcu.h ================================================ /** ****************************************************************************** * @file stm32f10x_dbgmcu.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the DBGMCU * firmware library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_DBGMCU_H #define __STM32F10x_DBGMCU_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup DBGMCU * @{ */ /** @defgroup DBGMCU_Exported_Types * @{ */ /** * @} */ /** @defgroup DBGMCU_Exported_Constants * @{ */ #define DBGMCU_SLEEP ((uint32_t)0x00000001) #define DBGMCU_STOP ((uint32_t)0x00000002) #define DBGMCU_STANDBY ((uint32_t)0x00000004) #define DBGMCU_IWDG_STOP ((uint32_t)0x00000100) #define DBGMCU_WWDG_STOP ((uint32_t)0x00000200) #define DBGMCU_TIM1_STOP ((uint32_t)0x00000400) #define DBGMCU_TIM2_STOP ((uint32_t)0x00000800) #define DBGMCU_TIM3_STOP ((uint32_t)0x00001000) #define DBGMCU_TIM4_STOP ((uint32_t)0x00002000) #define DBGMCU_CAN1_STOP ((uint32_t)0x00004000) #define DBGMCU_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000) #define DBGMCU_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000) #define DBGMCU_TIM8_STOP ((uint32_t)0x00020000) #define DBGMCU_TIM5_STOP ((uint32_t)0x00040000) #define DBGMCU_TIM6_STOP ((uint32_t)0x00080000) #define DBGMCU_TIM7_STOP ((uint32_t)0x00100000) #define DBGMCU_CAN2_STOP ((uint32_t)0x00200000) #define DBGMCU_TIM15_STOP ((uint32_t)0x00400000) #define DBGMCU_TIM16_STOP ((uint32_t)0x00800000) #define DBGMCU_TIM17_STOP ((uint32_t)0x01000000) #define DBGMCU_TIM12_STOP ((uint32_t)0x02000000) #define DBGMCU_TIM13_STOP ((uint32_t)0x04000000) #define DBGMCU_TIM14_STOP ((uint32_t)0x08000000) #define DBGMCU_TIM9_STOP ((uint32_t)0x10000000) #define DBGMCU_TIM10_STOP ((uint32_t)0x20000000) #define DBGMCU_TIM11_STOP ((uint32_t)0x40000000) #define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0x800000F8) == 0x00) && ((PERIPH) != 0x00)) /** * @} */ /** @defgroup DBGMCU_Exported_Macros * @{ */ /** * @} */ /** @defgroup DBGMCU_Exported_Functions * @{ */ uint32_t DBGMCU_GetREVID(void); uint32_t DBGMCU_GetDEVID(void); void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState); #ifdef __cplusplus } #endif #endif /* __STM32F10x_DBGMCU_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_dma.h ================================================ /** ****************************************************************************** * @file stm32f10x_dma.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the DMA firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_DMA_H #define __STM32F10x_DMA_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup DMA * @{ */ /** @defgroup DMA_Exported_Types * @{ */ /** * @brief DMA Init structure definition */ typedef struct { uint32_t DMA_PeripheralBaseAddr; /*!< Specifies the peripheral base address for DMAy Channelx. */ uint32_t DMA_MemoryBaseAddr; /*!< Specifies the memory base address for DMAy Channelx. */ uint32_t DMA_DIR; /*!< Specifies if the peripheral is the source or destination. This parameter can be a value of @ref DMA_data_transfer_direction */ uint32_t DMA_BufferSize; /*!< Specifies the buffer size, in data unit, of the specified Channel. The data unit is equal to the configuration set in DMA_PeripheralDataSize or DMA_MemoryDataSize members depending in the transfer direction. */ uint32_t DMA_PeripheralInc; /*!< Specifies whether the Peripheral address register is incremented or not. This parameter can be a value of @ref DMA_peripheral_incremented_mode */ uint32_t DMA_MemoryInc; /*!< Specifies whether the memory address register is incremented or not. This parameter can be a value of @ref DMA_memory_incremented_mode */ uint32_t DMA_PeripheralDataSize; /*!< Specifies the Peripheral data width. This parameter can be a value of @ref DMA_peripheral_data_size */ uint32_t DMA_MemoryDataSize; /*!< Specifies the Memory data width. This parameter can be a value of @ref DMA_memory_data_size */ uint32_t DMA_Mode; /*!< Specifies the operation mode of the DMAy Channelx. This parameter can be a value of @ref DMA_circular_normal_mode. @note: The circular buffer mode cannot be used if the memory-to-memory data transfer is configured on the selected Channel */ uint32_t DMA_Priority; /*!< Specifies the software priority for the DMAy Channelx. This parameter can be a value of @ref DMA_priority_level */ uint32_t DMA_M2M; /*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer. This parameter can be a value of @ref DMA_memory_to_memory */ }DMA_InitTypeDef; /** * @} */ /** @defgroup DMA_Exported_Constants * @{ */ #define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Channel1) || \ ((PERIPH) == DMA1_Channel2) || \ ((PERIPH) == DMA1_Channel3) || \ ((PERIPH) == DMA1_Channel4) || \ ((PERIPH) == DMA1_Channel5) || \ ((PERIPH) == DMA1_Channel6) || \ ((PERIPH) == DMA1_Channel7) || \ ((PERIPH) == DMA2_Channel1) || \ ((PERIPH) == DMA2_Channel2) || \ ((PERIPH) == DMA2_Channel3) || \ ((PERIPH) == DMA2_Channel4) || \ ((PERIPH) == DMA2_Channel5)) /** @defgroup DMA_data_transfer_direction * @{ */ #define DMA_DIR_PeripheralDST ((uint32_t)0x00000010) #define DMA_DIR_PeripheralSRC ((uint32_t)0x00000000) #define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralDST) || \ ((DIR) == DMA_DIR_PeripheralSRC)) /** * @} */ /** @defgroup DMA_peripheral_incremented_mode * @{ */ #define DMA_PeripheralInc_Enable ((uint32_t)0x00000040) #define DMA_PeripheralInc_Disable ((uint32_t)0x00000000) #define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || \ ((STATE) == DMA_PeripheralInc_Disable)) /** * @} */ /** @defgroup DMA_memory_incremented_mode * @{ */ #define DMA_MemoryInc_Enable ((uint32_t)0x00000080) #define DMA_MemoryInc_Disable ((uint32_t)0x00000000) #define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || \ ((STATE) == DMA_MemoryInc_Disable)) /** * @} */ /** @defgroup DMA_peripheral_data_size * @{ */ #define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000) #define DMA_PeripheralDataSize_HalfWord ((uint32_t)0x00000100) #define DMA_PeripheralDataSize_Word ((uint32_t)0x00000200) #define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \ ((SIZE) == DMA_PeripheralDataSize_HalfWord) || \ ((SIZE) == DMA_PeripheralDataSize_Word)) /** * @} */ /** @defgroup DMA_memory_data_size * @{ */ #define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000) #define DMA_MemoryDataSize_HalfWord ((uint32_t)0x00000400) #define DMA_MemoryDataSize_Word ((uint32_t)0x00000800) #define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \ ((SIZE) == DMA_MemoryDataSize_HalfWord) || \ ((SIZE) == DMA_MemoryDataSize_Word)) /** * @} */ /** @defgroup DMA_circular_normal_mode * @{ */ #define DMA_Mode_Circular ((uint32_t)0x00000020) #define DMA_Mode_Normal ((uint32_t)0x00000000) #define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Circular) || ((MODE) == DMA_Mode_Normal)) /** * @} */ /** @defgroup DMA_priority_level * @{ */ #define DMA_Priority_VeryHigh ((uint32_t)0x00003000) #define DMA_Priority_High ((uint32_t)0x00002000) #define DMA_Priority_Medium ((uint32_t)0x00001000) #define DMA_Priority_Low ((uint32_t)0x00000000) #define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || \ ((PRIORITY) == DMA_Priority_High) || \ ((PRIORITY) == DMA_Priority_Medium) || \ ((PRIORITY) == DMA_Priority_Low)) /** * @} */ /** @defgroup DMA_memory_to_memory * @{ */ #define DMA_M2M_Enable ((uint32_t)0x00004000) #define DMA_M2M_Disable ((uint32_t)0x00000000) #define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Enable) || ((STATE) == DMA_M2M_Disable)) /** * @} */ /** @defgroup DMA_interrupts_definition * @{ */ #define DMA_IT_TC ((uint32_t)0x00000002) #define DMA_IT_HT ((uint32_t)0x00000004) #define DMA_IT_TE ((uint32_t)0x00000008) #define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00)) #define DMA1_IT_GL1 ((uint32_t)0x00000001) #define DMA1_IT_TC1 ((uint32_t)0x00000002) #define DMA1_IT_HT1 ((uint32_t)0x00000004) #define DMA1_IT_TE1 ((uint32_t)0x00000008) #define DMA1_IT_GL2 ((uint32_t)0x00000010) #define DMA1_IT_TC2 ((uint32_t)0x00000020) #define DMA1_IT_HT2 ((uint32_t)0x00000040) #define DMA1_IT_TE2 ((uint32_t)0x00000080) #define DMA1_IT_GL3 ((uint32_t)0x00000100) #define DMA1_IT_TC3 ((uint32_t)0x00000200) #define DMA1_IT_HT3 ((uint32_t)0x00000400) #define DMA1_IT_TE3 ((uint32_t)0x00000800) #define DMA1_IT_GL4 ((uint32_t)0x00001000) #define DMA1_IT_TC4 ((uint32_t)0x00002000) #define DMA1_IT_HT4 ((uint32_t)0x00004000) #define DMA1_IT_TE4 ((uint32_t)0x00008000) #define DMA1_IT_GL5 ((uint32_t)0x00010000) #define DMA1_IT_TC5 ((uint32_t)0x00020000) #define DMA1_IT_HT5 ((uint32_t)0x00040000) #define DMA1_IT_TE5 ((uint32_t)0x00080000) #define DMA1_IT_GL6 ((uint32_t)0x00100000) #define DMA1_IT_TC6 ((uint32_t)0x00200000) #define DMA1_IT_HT6 ((uint32_t)0x00400000) #define DMA1_IT_TE6 ((uint32_t)0x00800000) #define DMA1_IT_GL7 ((uint32_t)0x01000000) #define DMA1_IT_TC7 ((uint32_t)0x02000000) #define DMA1_IT_HT7 ((uint32_t)0x04000000) #define DMA1_IT_TE7 ((uint32_t)0x08000000) #define DMA2_IT_GL1 ((uint32_t)0x10000001) #define DMA2_IT_TC1 ((uint32_t)0x10000002) #define DMA2_IT_HT1 ((uint32_t)0x10000004) #define DMA2_IT_TE1 ((uint32_t)0x10000008) #define DMA2_IT_GL2 ((uint32_t)0x10000010) #define DMA2_IT_TC2 ((uint32_t)0x10000020) #define DMA2_IT_HT2 ((uint32_t)0x10000040) #define DMA2_IT_TE2 ((uint32_t)0x10000080) #define DMA2_IT_GL3 ((uint32_t)0x10000100) #define DMA2_IT_TC3 ((uint32_t)0x10000200) #define DMA2_IT_HT3 ((uint32_t)0x10000400) #define DMA2_IT_TE3 ((uint32_t)0x10000800) #define DMA2_IT_GL4 ((uint32_t)0x10001000) #define DMA2_IT_TC4 ((uint32_t)0x10002000) #define DMA2_IT_HT4 ((uint32_t)0x10004000) #define DMA2_IT_TE4 ((uint32_t)0x10008000) #define DMA2_IT_GL5 ((uint32_t)0x10010000) #define DMA2_IT_TC5 ((uint32_t)0x10020000) #define DMA2_IT_HT5 ((uint32_t)0x10040000) #define DMA2_IT_TE5 ((uint32_t)0x10080000) #define IS_DMA_CLEAR_IT(IT) (((((IT) & 0xF0000000) == 0x00) || (((IT) & 0xEFF00000) == 0x00)) && ((IT) != 0x00)) #define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \ ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \ ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \ ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \ ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \ ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \ ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \ ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \ ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \ ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \ ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \ ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \ ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \ ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || \ ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || \ ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || \ ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || \ ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || \ ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || \ ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || \ ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || \ ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || \ ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || \ ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5)) /** * @} */ /** @defgroup DMA_flags_definition * @{ */ #define DMA1_FLAG_GL1 ((uint32_t)0x00000001) #define DMA1_FLAG_TC1 ((uint32_t)0x00000002) #define DMA1_FLAG_HT1 ((uint32_t)0x00000004) #define DMA1_FLAG_TE1 ((uint32_t)0x00000008) #define DMA1_FLAG_GL2 ((uint32_t)0x00000010) #define DMA1_FLAG_TC2 ((uint32_t)0x00000020) #define DMA1_FLAG_HT2 ((uint32_t)0x00000040) #define DMA1_FLAG_TE2 ((uint32_t)0x00000080) #define DMA1_FLAG_GL3 ((uint32_t)0x00000100) #define DMA1_FLAG_TC3 ((uint32_t)0x00000200) #define DMA1_FLAG_HT3 ((uint32_t)0x00000400) #define DMA1_FLAG_TE3 ((uint32_t)0x00000800) #define DMA1_FLAG_GL4 ((uint32_t)0x00001000) #define DMA1_FLAG_TC4 ((uint32_t)0x00002000) #define DMA1_FLAG_HT4 ((uint32_t)0x00004000) #define DMA1_FLAG_TE4 ((uint32_t)0x00008000) #define DMA1_FLAG_GL5 ((uint32_t)0x00010000) #define DMA1_FLAG_TC5 ((uint32_t)0x00020000) #define DMA1_FLAG_HT5 ((uint32_t)0x00040000) #define DMA1_FLAG_TE5 ((uint32_t)0x00080000) #define DMA1_FLAG_GL6 ((uint32_t)0x00100000) #define DMA1_FLAG_TC6 ((uint32_t)0x00200000) #define DMA1_FLAG_HT6 ((uint32_t)0x00400000) #define DMA1_FLAG_TE6 ((uint32_t)0x00800000) #define DMA1_FLAG_GL7 ((uint32_t)0x01000000) #define DMA1_FLAG_TC7 ((uint32_t)0x02000000) #define DMA1_FLAG_HT7 ((uint32_t)0x04000000) #define DMA1_FLAG_TE7 ((uint32_t)0x08000000) #define DMA2_FLAG_GL1 ((uint32_t)0x10000001) #define DMA2_FLAG_TC1 ((uint32_t)0x10000002) #define DMA2_FLAG_HT1 ((uint32_t)0x10000004) #define DMA2_FLAG_TE1 ((uint32_t)0x10000008) #define DMA2_FLAG_GL2 ((uint32_t)0x10000010) #define DMA2_FLAG_TC2 ((uint32_t)0x10000020) #define DMA2_FLAG_HT2 ((uint32_t)0x10000040) #define DMA2_FLAG_TE2 ((uint32_t)0x10000080) #define DMA2_FLAG_GL3 ((uint32_t)0x10000100) #define DMA2_FLAG_TC3 ((uint32_t)0x10000200) #define DMA2_FLAG_HT3 ((uint32_t)0x10000400) #define DMA2_FLAG_TE3 ((uint32_t)0x10000800) #define DMA2_FLAG_GL4 ((uint32_t)0x10001000) #define DMA2_FLAG_TC4 ((uint32_t)0x10002000) #define DMA2_FLAG_HT4 ((uint32_t)0x10004000) #define DMA2_FLAG_TE4 ((uint32_t)0x10008000) #define DMA2_FLAG_GL5 ((uint32_t)0x10010000) #define DMA2_FLAG_TC5 ((uint32_t)0x10020000) #define DMA2_FLAG_HT5 ((uint32_t)0x10040000) #define DMA2_FLAG_TE5 ((uint32_t)0x10080000) #define IS_DMA_CLEAR_FLAG(FLAG) (((((FLAG) & 0xF0000000) == 0x00) || (((FLAG) & 0xEFF00000) == 0x00)) && ((FLAG) != 0x00)) #define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || \ ((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || \ ((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || \ ((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || \ ((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || \ ((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || \ ((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || \ ((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || \ ((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || \ ((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || \ ((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || \ ((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || \ ((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || \ ((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7) || \ ((FLAG) == DMA2_FLAG_GL1) || ((FLAG) == DMA2_FLAG_TC1) || \ ((FLAG) == DMA2_FLAG_HT1) || ((FLAG) == DMA2_FLAG_TE1) || \ ((FLAG) == DMA2_FLAG_GL2) || ((FLAG) == DMA2_FLAG_TC2) || \ ((FLAG) == DMA2_FLAG_HT2) || ((FLAG) == DMA2_FLAG_TE2) || \ ((FLAG) == DMA2_FLAG_GL3) || ((FLAG) == DMA2_FLAG_TC3) || \ ((FLAG) == DMA2_FLAG_HT3) || ((FLAG) == DMA2_FLAG_TE3) || \ ((FLAG) == DMA2_FLAG_GL4) || ((FLAG) == DMA2_FLAG_TC4) || \ ((FLAG) == DMA2_FLAG_HT4) || ((FLAG) == DMA2_FLAG_TE4) || \ ((FLAG) == DMA2_FLAG_GL5) || ((FLAG) == DMA2_FLAG_TC5) || \ ((FLAG) == DMA2_FLAG_HT5) || ((FLAG) == DMA2_FLAG_TE5)) /** * @} */ /** @defgroup DMA_Buffer_Size * @{ */ #define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000)) /** * @} */ /** * @} */ /** @defgroup DMA_Exported_Macros * @{ */ /** * @} */ /** @defgroup DMA_Exported_Functions * @{ */ void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx); void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct); void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct); void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState); void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState); void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber); uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx); FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG); void DMA_ClearFlag(uint32_t DMAy_FLAG); ITStatus DMA_GetITStatus(uint32_t DMAy_IT); void DMA_ClearITPendingBit(uint32_t DMAy_IT); #ifdef __cplusplus } #endif #endif /*__STM32F10x_DMA_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_exti.h ================================================ /** ****************************************************************************** * @file stm32f10x_exti.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the EXTI firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_EXTI_H #define __STM32F10x_EXTI_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup EXTI * @{ */ /** @defgroup EXTI_Exported_Types * @{ */ /** * @brief EXTI mode enumeration */ typedef enum { EXTI_Mode_Interrupt = 0x00, EXTI_Mode_Event = 0x04 }EXTIMode_TypeDef; #define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event)) /** * @brief EXTI Trigger enumeration */ typedef enum { EXTI_Trigger_Rising = 0x08, EXTI_Trigger_Falling = 0x0C, EXTI_Trigger_Rising_Falling = 0x10 }EXTITrigger_TypeDef; #define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || \ ((TRIGGER) == EXTI_Trigger_Falling) || \ ((TRIGGER) == EXTI_Trigger_Rising_Falling)) /** * @brief EXTI Init Structure definition */ typedef struct { uint32_t EXTI_Line; /*!< Specifies the EXTI lines to be enabled or disabled. This parameter can be any combination of @ref EXTI_Lines */ EXTIMode_TypeDef EXTI_Mode; /*!< Specifies the mode for the EXTI lines. This parameter can be a value of @ref EXTIMode_TypeDef */ EXTITrigger_TypeDef EXTI_Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. This parameter can be a value of @ref EXTIMode_TypeDef */ FunctionalState EXTI_LineCmd; /*!< Specifies the new state of the selected EXTI lines. This parameter can be set either to ENABLE or DISABLE */ }EXTI_InitTypeDef; /** * @} */ /** @defgroup EXTI_Exported_Constants * @{ */ /** @defgroup EXTI_Lines * @{ */ #define EXTI_Line0 ((uint32_t)0x00001) /*!< External interrupt line 0 */ #define EXTI_Line1 ((uint32_t)0x00002) /*!< External interrupt line 1 */ #define EXTI_Line2 ((uint32_t)0x00004) /*!< External interrupt line 2 */ #define EXTI_Line3 ((uint32_t)0x00008) /*!< External interrupt line 3 */ #define EXTI_Line4 ((uint32_t)0x00010) /*!< External interrupt line 4 */ #define EXTI_Line5 ((uint32_t)0x00020) /*!< External interrupt line 5 */ #define EXTI_Line6 ((uint32_t)0x00040) /*!< External interrupt line 6 */ #define EXTI_Line7 ((uint32_t)0x00080) /*!< External interrupt line 7 */ #define EXTI_Line8 ((uint32_t)0x00100) /*!< External interrupt line 8 */ #define EXTI_Line9 ((uint32_t)0x00200) /*!< External interrupt line 9 */ #define EXTI_Line10 ((uint32_t)0x00400) /*!< External interrupt line 10 */ #define EXTI_Line11 ((uint32_t)0x00800) /*!< External interrupt line 11 */ #define EXTI_Line12 ((uint32_t)0x01000) /*!< External interrupt line 12 */ #define EXTI_Line13 ((uint32_t)0x02000) /*!< External interrupt line 13 */ #define EXTI_Line14 ((uint32_t)0x04000) /*!< External interrupt line 14 */ #define EXTI_Line15 ((uint32_t)0x08000) /*!< External interrupt line 15 */ #define EXTI_Line16 ((uint32_t)0x10000) /*!< External interrupt line 16 Connected to the PVD Output */ #define EXTI_Line17 ((uint32_t)0x20000) /*!< External interrupt line 17 Connected to the RTC Alarm event */ #define EXTI_Line18 ((uint32_t)0x40000) /*!< External interrupt line 18 Connected to the USB Device/USB OTG FS Wakeup from suspend event */ #define EXTI_Line19 ((uint32_t)0x80000) /*!< External interrupt line 19 Connected to the Ethernet Wakeup event */ #define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0xFFF00000) == 0x00) && ((LINE) != (uint16_t)0x00)) #define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || \ ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || \ ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || \ ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || \ ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || \ ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || \ ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || \ ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || \ ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || \ ((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19)) /** * @} */ /** * @} */ /** @defgroup EXTI_Exported_Macros * @{ */ /** * @} */ /** @defgroup EXTI_Exported_Functions * @{ */ void EXTI_DeInit(void); void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct); void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct); void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line); FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line); void EXTI_ClearFlag(uint32_t EXTI_Line); ITStatus EXTI_GetITStatus(uint32_t EXTI_Line); void EXTI_ClearITPendingBit(uint32_t EXTI_Line); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __STM32F10x_EXTI_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_flash.h ================================================ /** ****************************************************************************** * @file stm32f10x_flash.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the FLASH * firmware library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_FLASH_H #define __STM32F10x_FLASH_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup FLASH * @{ */ /** @defgroup FLASH_Exported_Types * @{ */ /** * @brief FLASH Status */ typedef enum { FLASH_BUSY = 1, FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE, FLASH_TIMEOUT }FLASH_Status; /** * @} */ /** @defgroup FLASH_Exported_Constants * @{ */ /** @defgroup Flash_Latency * @{ */ #define FLASH_Latency_0 ((uint32_t)0x00000000) /*!< FLASH Zero Latency cycle */ #define FLASH_Latency_1 ((uint32_t)0x00000001) /*!< FLASH One Latency cycle */ #define FLASH_Latency_2 ((uint32_t)0x00000002) /*!< FLASH Two Latency cycles */ #define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \ ((LATENCY) == FLASH_Latency_1) || \ ((LATENCY) == FLASH_Latency_2)) /** * @} */ /** @defgroup Half_Cycle_Enable_Disable * @{ */ #define FLASH_HalfCycleAccess_Enable ((uint32_t)0x00000008) /*!< FLASH Half Cycle Enable */ #define FLASH_HalfCycleAccess_Disable ((uint32_t)0x00000000) /*!< FLASH Half Cycle Disable */ #define IS_FLASH_HALFCYCLEACCESS_STATE(STATE) (((STATE) == FLASH_HalfCycleAccess_Enable) || \ ((STATE) == FLASH_HalfCycleAccess_Disable)) /** * @} */ /** @defgroup Prefetch_Buffer_Enable_Disable * @{ */ #define FLASH_PrefetchBuffer_Enable ((uint32_t)0x00000010) /*!< FLASH Prefetch Buffer Enable */ #define FLASH_PrefetchBuffer_Disable ((uint32_t)0x00000000) /*!< FLASH Prefetch Buffer Disable */ #define IS_FLASH_PREFETCHBUFFER_STATE(STATE) (((STATE) == FLASH_PrefetchBuffer_Enable) || \ ((STATE) == FLASH_PrefetchBuffer_Disable)) /** * @} */ /** @defgroup Option_Bytes_Write_Protection * @{ */ /* Values to be used with STM32 Low and Medium density devices */ #define FLASH_WRProt_Pages0to3 ((uint32_t)0x00000001) /*!< STM32 Low and Medium density devices: Write protection of page 0 to 3 */ #define FLASH_WRProt_Pages4to7 ((uint32_t)0x00000002) /*!< STM32 Low and Medium density devices: Write protection of page 4 to 7 */ #define FLASH_WRProt_Pages8to11 ((uint32_t)0x00000004) /*!< STM32 Low and Medium density devices: Write protection of page 8 to 11 */ #define FLASH_WRProt_Pages12to15 ((uint32_t)0x00000008) /*!< STM32 Low and Medium density devices: Write protection of page 12 to 15 */ #define FLASH_WRProt_Pages16to19 ((uint32_t)0x00000010) /*!< STM32 Low and Medium density devices: Write protection of page 16 to 19 */ #define FLASH_WRProt_Pages20to23 ((uint32_t)0x00000020) /*!< STM32 Low and Medium density devices: Write protection of page 20 to 23 */ #define FLASH_WRProt_Pages24to27 ((uint32_t)0x00000040) /*!< STM32 Low and Medium density devices: Write protection of page 24 to 27 */ #define FLASH_WRProt_Pages28to31 ((uint32_t)0x00000080) /*!< STM32 Low and Medium density devices: Write protection of page 28 to 31 */ /* Values to be used with STM32 Medium-density devices */ #define FLASH_WRProt_Pages32to35 ((uint32_t)0x00000100) /*!< STM32 Medium-density devices: Write protection of page 32 to 35 */ #define FLASH_WRProt_Pages36to39 ((uint32_t)0x00000200) /*!< STM32 Medium-density devices: Write protection of page 36 to 39 */ #define FLASH_WRProt_Pages40to43 ((uint32_t)0x00000400) /*!< STM32 Medium-density devices: Write protection of page 40 to 43 */ #define FLASH_WRProt_Pages44to47 ((uint32_t)0x00000800) /*!< STM32 Medium-density devices: Write protection of page 44 to 47 */ #define FLASH_WRProt_Pages48to51 ((uint32_t)0x00001000) /*!< STM32 Medium-density devices: Write protection of page 48 to 51 */ #define FLASH_WRProt_Pages52to55 ((uint32_t)0x00002000) /*!< STM32 Medium-density devices: Write protection of page 52 to 55 */ #define FLASH_WRProt_Pages56to59 ((uint32_t)0x00004000) /*!< STM32 Medium-density devices: Write protection of page 56 to 59 */ #define FLASH_WRProt_Pages60to63 ((uint32_t)0x00008000) /*!< STM32 Medium-density devices: Write protection of page 60 to 63 */ #define FLASH_WRProt_Pages64to67 ((uint32_t)0x00010000) /*!< STM32 Medium-density devices: Write protection of page 64 to 67 */ #define FLASH_WRProt_Pages68to71 ((uint32_t)0x00020000) /*!< STM32 Medium-density devices: Write protection of page 68 to 71 */ #define FLASH_WRProt_Pages72to75 ((uint32_t)0x00040000) /*!< STM32 Medium-density devices: Write protection of page 72 to 75 */ #define FLASH_WRProt_Pages76to79 ((uint32_t)0x00080000) /*!< STM32 Medium-density devices: Write protection of page 76 to 79 */ #define FLASH_WRProt_Pages80to83 ((uint32_t)0x00100000) /*!< STM32 Medium-density devices: Write protection of page 80 to 83 */ #define FLASH_WRProt_Pages84to87 ((uint32_t)0x00200000) /*!< STM32 Medium-density devices: Write protection of page 84 to 87 */ #define FLASH_WRProt_Pages88to91 ((uint32_t)0x00400000) /*!< STM32 Medium-density devices: Write protection of page 88 to 91 */ #define FLASH_WRProt_Pages92to95 ((uint32_t)0x00800000) /*!< STM32 Medium-density devices: Write protection of page 92 to 95 */ #define FLASH_WRProt_Pages96to99 ((uint32_t)0x01000000) /*!< STM32 Medium-density devices: Write protection of page 96 to 99 */ #define FLASH_WRProt_Pages100to103 ((uint32_t)0x02000000) /*!< STM32 Medium-density devices: Write protection of page 100 to 103 */ #define FLASH_WRProt_Pages104to107 ((uint32_t)0x04000000) /*!< STM32 Medium-density devices: Write protection of page 104 to 107 */ #define FLASH_WRProt_Pages108to111 ((uint32_t)0x08000000) /*!< STM32 Medium-density devices: Write protection of page 108 to 111 */ #define FLASH_WRProt_Pages112to115 ((uint32_t)0x10000000) /*!< STM32 Medium-density devices: Write protection of page 112 to 115 */ #define FLASH_WRProt_Pages116to119 ((uint32_t)0x20000000) /*!< STM32 Medium-density devices: Write protection of page 115 to 119 */ #define FLASH_WRProt_Pages120to123 ((uint32_t)0x40000000) /*!< STM32 Medium-density devices: Write protection of page 120 to 123 */ #define FLASH_WRProt_Pages124to127 ((uint32_t)0x80000000) /*!< STM32 Medium-density devices: Write protection of page 124 to 127 */ /* Values to be used with STM32 High-density and STM32F10X Connectivity line devices */ #define FLASH_WRProt_Pages0to1 ((uint32_t)0x00000001) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 0 to 1 */ #define FLASH_WRProt_Pages2to3 ((uint32_t)0x00000002) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 2 to 3 */ #define FLASH_WRProt_Pages4to5 ((uint32_t)0x00000004) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 4 to 5 */ #define FLASH_WRProt_Pages6to7 ((uint32_t)0x00000008) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 6 to 7 */ #define FLASH_WRProt_Pages8to9 ((uint32_t)0x00000010) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 8 to 9 */ #define FLASH_WRProt_Pages10to11 ((uint32_t)0x00000020) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 10 to 11 */ #define FLASH_WRProt_Pages12to13 ((uint32_t)0x00000040) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 12 to 13 */ #define FLASH_WRProt_Pages14to15 ((uint32_t)0x00000080) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 14 to 15 */ #define FLASH_WRProt_Pages16to17 ((uint32_t)0x00000100) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 16 to 17 */ #define FLASH_WRProt_Pages18to19 ((uint32_t)0x00000200) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 18 to 19 */ #define FLASH_WRProt_Pages20to21 ((uint32_t)0x00000400) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 20 to 21 */ #define FLASH_WRProt_Pages22to23 ((uint32_t)0x00000800) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 22 to 23 */ #define FLASH_WRProt_Pages24to25 ((uint32_t)0x00001000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 24 to 25 */ #define FLASH_WRProt_Pages26to27 ((uint32_t)0x00002000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 26 to 27 */ #define FLASH_WRProt_Pages28to29 ((uint32_t)0x00004000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 28 to 29 */ #define FLASH_WRProt_Pages30to31 ((uint32_t)0x00008000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 30 to 31 */ #define FLASH_WRProt_Pages32to33 ((uint32_t)0x00010000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 32 to 33 */ #define FLASH_WRProt_Pages34to35 ((uint32_t)0x00020000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 34 to 35 */ #define FLASH_WRProt_Pages36to37 ((uint32_t)0x00040000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 36 to 37 */ #define FLASH_WRProt_Pages38to39 ((uint32_t)0x00080000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 38 to 39 */ #define FLASH_WRProt_Pages40to41 ((uint32_t)0x00100000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 40 to 41 */ #define FLASH_WRProt_Pages42to43 ((uint32_t)0x00200000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 42 to 43 */ #define FLASH_WRProt_Pages44to45 ((uint32_t)0x00400000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 44 to 45 */ #define FLASH_WRProt_Pages46to47 ((uint32_t)0x00800000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 46 to 47 */ #define FLASH_WRProt_Pages48to49 ((uint32_t)0x01000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 48 to 49 */ #define FLASH_WRProt_Pages50to51 ((uint32_t)0x02000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 50 to 51 */ #define FLASH_WRProt_Pages52to53 ((uint32_t)0x04000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 52 to 53 */ #define FLASH_WRProt_Pages54to55 ((uint32_t)0x08000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 54 to 55 */ #define FLASH_WRProt_Pages56to57 ((uint32_t)0x10000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 56 to 57 */ #define FLASH_WRProt_Pages58to59 ((uint32_t)0x20000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 58 to 59 */ #define FLASH_WRProt_Pages60to61 ((uint32_t)0x40000000) /*!< STM32 High-density, XL-density and Connectivity line devices: Write protection of page 60 to 61 */ #define FLASH_WRProt_Pages62to127 ((uint32_t)0x80000000) /*!< STM32 Connectivity line devices: Write protection of page 62 to 127 */ #define FLASH_WRProt_Pages62to255 ((uint32_t)0x80000000) /*!< STM32 Medium-density devices: Write protection of page 62 to 255 */ #define FLASH_WRProt_Pages62to511 ((uint32_t)0x80000000) /*!< STM32 XL-density devices: Write protection of page 62 to 511 */ #define FLASH_WRProt_AllPages ((uint32_t)0xFFFFFFFF) /*!< Write protection of all Pages */ #define IS_FLASH_WRPROT_PAGE(PAGE) (((PAGE) != 0x00000000)) #define IS_FLASH_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF)) #define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806)) /** * @} */ /** @defgroup Option_Bytes_IWatchdog * @{ */ #define OB_IWDG_SW ((uint16_t)0x0001) /*!< Software IWDG selected */ #define OB_IWDG_HW ((uint16_t)0x0000) /*!< Hardware IWDG selected */ #define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) /** * @} */ /** @defgroup Option_Bytes_nRST_STOP * @{ */ #define OB_STOP_NoRST ((uint16_t)0x0002) /*!< No reset generated when entering in STOP */ #define OB_STOP_RST ((uint16_t)0x0000) /*!< Reset generated when entering in STOP */ #define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST)) /** * @} */ /** @defgroup Option_Bytes_nRST_STDBY * @{ */ #define OB_STDBY_NoRST ((uint16_t)0x0004) /*!< No reset generated when entering in STANDBY */ #define OB_STDBY_RST ((uint16_t)0x0000) /*!< Reset generated when entering in STANDBY */ #define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST)) #ifdef STM32F10X_XL /** * @} */ /** @defgroup FLASH_Boot * @{ */ #define FLASH_BOOT_Bank1 ((uint16_t)0x0000) /*!< At startup, if boot pins are set in boot from user Flash position and this parameter is selected the device will boot from Bank1(Default) */ #define FLASH_BOOT_Bank2 ((uint16_t)0x0001) /*!< At startup, if boot pins are set in boot from user Flash position and this parameter is selected the device will boot from Bank 2 or Bank 1, depending on the activation of the bank */ #define IS_FLASH_BOOT(BOOT) (((BOOT) == FLASH_BOOT_Bank1) || ((BOOT) == FLASH_BOOT_Bank2)) #endif /** * @} */ /** @defgroup FLASH_Interrupts * @{ */ #ifdef STM32F10X_XL #define FLASH_IT_BANK2_ERROR ((uint32_t)0x80000400) /*!< FPEC BANK2 error interrupt source */ #define FLASH_IT_BANK2_EOP ((uint32_t)0x80001000) /*!< End of FLASH BANK2 Operation Interrupt source */ #define FLASH_IT_BANK1_ERROR FLASH_IT_ERROR /*!< FPEC BANK1 error interrupt source */ #define FLASH_IT_BANK1_EOP FLASH_IT_EOP /*!< End of FLASH BANK1 Operation Interrupt source */ #define FLASH_IT_ERROR ((uint32_t)0x00000400) /*!< FPEC BANK1 error interrupt source */ #define FLASH_IT_EOP ((uint32_t)0x00001000) /*!< End of FLASH BANK1 Operation Interrupt source */ #define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0x7FFFEBFF) == 0x00000000) && (((IT) != 0x00000000))) #else #define FLASH_IT_ERROR ((uint32_t)0x00000400) /*!< FPEC error interrupt source */ #define FLASH_IT_EOP ((uint32_t)0x00001000) /*!< End of FLASH Operation Interrupt source */ #define FLASH_IT_BANK1_ERROR FLASH_IT_ERROR /*!< FPEC BANK1 error interrupt source */ #define FLASH_IT_BANK1_EOP FLASH_IT_EOP /*!< End of FLASH BANK1 Operation Interrupt source */ #define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000))) #endif /** * @} */ /** @defgroup FLASH_Flags * @{ */ #ifdef STM32F10X_XL #define FLASH_FLAG_BANK2_BSY ((uint32_t)0x80000001) /*!< FLASH BANK2 Busy flag */ #define FLASH_FLAG_BANK2_EOP ((uint32_t)0x80000020) /*!< FLASH BANK2 End of Operation flag */ #define FLASH_FLAG_BANK2_PGERR ((uint32_t)0x80000004) /*!< FLASH BANK2 Program error flag */ #define FLASH_FLAG_BANK2_WRPRTERR ((uint32_t)0x80000010) /*!< FLASH BANK2 Write protected error flag */ #define FLASH_FLAG_BANK1_BSY FLASH_FLAG_BSY /*!< FLASH BANK1 Busy flag*/ #define FLASH_FLAG_BANK1_EOP FLASH_FLAG_EOP /*!< FLASH BANK1 End of Operation flag */ #define FLASH_FLAG_BANK1_PGERR FLASH_FLAG_PGERR /*!< FLASH BANK1 Program error flag */ #define FLASH_FLAG_BANK1_WRPRTERR FLASH_FLAG_WRPRTERR /*!< FLASH BANK1 Write protected error flag */ #define FLASH_FLAG_BSY ((uint32_t)0x00000001) /*!< FLASH Busy flag */ #define FLASH_FLAG_EOP ((uint32_t)0x00000020) /*!< FLASH End of Operation flag */ #define FLASH_FLAG_PGERR ((uint32_t)0x00000004) /*!< FLASH Program error flag */ #define FLASH_FLAG_WRPRTERR ((uint32_t)0x00000010) /*!< FLASH Write protected error flag */ #define FLASH_FLAG_OPTERR ((uint32_t)0x00000001) /*!< FLASH Option Byte error flag */ #define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0x7FFFFFCA) == 0x00000000) && ((FLAG) != 0x00000000)) #define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_EOP) || \ ((FLAG) == FLASH_FLAG_PGERR) || ((FLAG) == FLASH_FLAG_WRPRTERR) || \ ((FLAG) == FLASH_FLAG_OPTERR)|| \ ((FLAG) == FLASH_FLAG_BANK1_BSY) || ((FLAG) == FLASH_FLAG_BANK1_EOP) || \ ((FLAG) == FLASH_FLAG_BANK1_PGERR) || ((FLAG) == FLASH_FLAG_BANK1_WRPRTERR) || \ ((FLAG) == FLASH_FLAG_BANK2_BSY) || ((FLAG) == FLASH_FLAG_BANK2_EOP) || \ ((FLAG) == FLASH_FLAG_BANK2_PGERR) || ((FLAG) == FLASH_FLAG_BANK2_WRPRTERR)) #else #define FLASH_FLAG_BSY ((uint32_t)0x00000001) /*!< FLASH Busy flag */ #define FLASH_FLAG_EOP ((uint32_t)0x00000020) /*!< FLASH End of Operation flag */ #define FLASH_FLAG_PGERR ((uint32_t)0x00000004) /*!< FLASH Program error flag */ #define FLASH_FLAG_WRPRTERR ((uint32_t)0x00000010) /*!< FLASH Write protected error flag */ #define FLASH_FLAG_OPTERR ((uint32_t)0x00000001) /*!< FLASH Option Byte error flag */ #define FLASH_FLAG_BANK1_BSY FLASH_FLAG_BSY /*!< FLASH BANK1 Busy flag*/ #define FLASH_FLAG_BANK1_EOP FLASH_FLAG_EOP /*!< FLASH BANK1 End of Operation flag */ #define FLASH_FLAG_BANK1_PGERR FLASH_FLAG_PGERR /*!< FLASH BANK1 Program error flag */ #define FLASH_FLAG_BANK1_WRPRTERR FLASH_FLAG_WRPRTERR /*!< FLASH BANK1 Write protected error flag */ #define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFCA) == 0x00000000) && ((FLAG) != 0x00000000)) #define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_EOP) || \ ((FLAG) == FLASH_FLAG_PGERR) || ((FLAG) == FLASH_FLAG_WRPRTERR) || \ ((FLAG) == FLASH_FLAG_BANK1_BSY) || ((FLAG) == FLASH_FLAG_BANK1_EOP) || \ ((FLAG) == FLASH_FLAG_BANK1_PGERR) || ((FLAG) == FLASH_FLAG_BANK1_WRPRTERR) || \ ((FLAG) == FLASH_FLAG_OPTERR)) #endif /** * @} */ /** * @} */ /** @defgroup FLASH_Exported_Macros * @{ */ /** * @} */ /** @defgroup FLASH_Exported_Functions * @{ */ /*------------ Functions used for all STM32F10x devices -----*/ void FLASH_SetLatency(uint32_t FLASH_Latency); void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess); void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer); void FLASH_Unlock(void); void FLASH_Lock(void); FLASH_Status FLASH_ErasePage(uint32_t Page_Address); FLASH_Status FLASH_EraseAllPages(void); FLASH_Status FLASH_EraseOptionBytes(void); FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data); FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data); FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data); FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages); FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState); FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY); uint32_t FLASH_GetUserOptionByte(void); uint32_t FLASH_GetWriteProtectionOptionByte(void); FlagStatus FLASH_GetReadOutProtectionStatus(void); FlagStatus FLASH_GetPrefetchBufferStatus(void); void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState); FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG); void FLASH_ClearFlag(uint32_t FLASH_FLAG); FLASH_Status FLASH_GetStatus(void); FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout); /*------------ New function used for all STM32F10x devices -----*/ void FLASH_UnlockBank1(void); void FLASH_LockBank1(void); FLASH_Status FLASH_EraseAllBank1Pages(void); FLASH_Status FLASH_GetBank1Status(void); FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout); #ifdef STM32F10X_XL /*---- New Functions used only with STM32F10x_XL density devices -----*/ void FLASH_UnlockBank2(void); void FLASH_LockBank2(void); FLASH_Status FLASH_EraseAllBank2Pages(void); FLASH_Status FLASH_GetBank2Status(void); FLASH_Status FLASH_WaitForLastBank2Operation(uint32_t Timeout); FLASH_Status FLASH_BootConfig(uint16_t FLASH_BOOT); #endif #ifdef __cplusplus } #endif #endif /* __STM32F10x_FLASH_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h ================================================ /** ****************************************************************************** * @file stm32f10x_fsmc.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the FSMC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_FSMC_H #define __STM32F10x_FSMC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup FSMC * @{ */ /** @defgroup FSMC_Exported_Types * @{ */ /** * @brief Timing parameters For NOR/SRAM Banks */ typedef struct { uint32_t FSMC_AddressSetupTime; /*!< Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. @note: It is not used with synchronous NOR Flash memories. */ uint32_t FSMC_AddressHoldTime; /*!< Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. @note: It is not used with synchronous NOR Flash memories.*/ uint32_t FSMC_DataSetupTime; /*!< Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. @note: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. */ uint32_t FSMC_BusTurnAroundDuration; /*!< Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. @note: It is only used for multiplexed NOR Flash memories. */ uint32_t FSMC_CLKDivision; /*!< Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. @note: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. */ uint32_t FSMC_DataLatency; /*!< Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below: - It must be set to 0 in case of a CRAM - It is don't care in asynchronous NOR, SRAM or ROM accesses - It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable */ uint32_t FSMC_AccessMode; /*!< Specifies the asynchronous access mode. This parameter can be a value of @ref FSMC_Access_Mode */ }FSMC_NORSRAMTimingInitTypeDef; /** * @brief FSMC NOR/SRAM Init structure definition */ typedef struct { uint32_t FSMC_Bank; /*!< Specifies the NOR/SRAM memory bank that will be used. This parameter can be a value of @ref FSMC_NORSRAM_Bank */ uint32_t FSMC_DataAddressMux; /*!< Specifies whether the address and data values are multiplexed on the databus or not. This parameter can be a value of @ref FSMC_Data_Address_Bus_Multiplexing */ uint32_t FSMC_MemoryType; /*!< Specifies the type of external memory attached to the corresponding memory bank. This parameter can be a value of @ref FSMC_Memory_Type */ uint32_t FSMC_MemoryDataWidth; /*!< Specifies the external memory device width. This parameter can be a value of @ref FSMC_Data_Width */ uint32_t FSMC_BurstAccessMode; /*!< Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of @ref FSMC_Burst_Access_Mode */ uint32_t FSMC_AsynchronousWait; /*!< Enables or disables wait signal during asynchronous transfers, valid only with asynchronous Flash memories. This parameter can be a value of @ref FSMC_AsynchronousWait */ uint32_t FSMC_WaitSignalPolarity; /*!< Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of @ref FSMC_Wait_Signal_Polarity */ uint32_t FSMC_WrapMode; /*!< Enables or disables the Wrapped burst access mode for Flash memory, valid only when accessing Flash memories in burst mode. This parameter can be a value of @ref FSMC_Wrap_Mode */ uint32_t FSMC_WaitSignalActive; /*!< Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of @ref FSMC_Wait_Timing */ uint32_t FSMC_WriteOperation; /*!< Enables or disables the write operation in the selected bank by the FSMC. This parameter can be a value of @ref FSMC_Write_Operation */ uint32_t FSMC_WaitSignal; /*!< Enables or disables the wait-state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of @ref FSMC_Wait_Signal */ uint32_t FSMC_ExtendedMode; /*!< Enables or disables the extended mode. This parameter can be a value of @ref FSMC_Extended_Mode */ uint32_t FSMC_WriteBurst; /*!< Enables or disables the write burst operation. This parameter can be a value of @ref FSMC_Write_Burst */ FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct; /*!< Timing Parameters for write and read access if the ExtendedMode is not used*/ FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct; /*!< Timing Parameters for write access if the ExtendedMode is used*/ }FSMC_NORSRAMInitTypeDef; /** * @brief Timing parameters For FSMC NAND and PCCARD Banks */ typedef struct { uint32_t FSMC_SetupTime; /*!< Defines the number of HCLK cycles to setup address before the command assertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0xFF.*/ uint32_t FSMC_WaitSetupTime; /*!< Defines the minimum number of HCLK cycles to assert the command for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF */ uint32_t FSMC_HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address (and data for write access) after the command deassertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF */ uint32_t FSMC_HiZSetupTime; /*!< Defines the number of HCLK clock cycles during which the databus is kept in HiZ after the start of a NAND-Flash write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF */ }FSMC_NAND_PCCARDTimingInitTypeDef; /** * @brief FSMC NAND Init structure definition */ typedef struct { uint32_t FSMC_Bank; /*!< Specifies the NAND memory bank that will be used. This parameter can be a value of @ref FSMC_NAND_Bank */ uint32_t FSMC_Waitfeature; /*!< Enables or disables the Wait feature for the NAND Memory Bank. This parameter can be any value of @ref FSMC_Wait_feature */ uint32_t FSMC_MemoryDataWidth; /*!< Specifies the external memory device width. This parameter can be any value of @ref FSMC_Data_Width */ uint32_t FSMC_ECC; /*!< Enables or disables the ECC computation. This parameter can be any value of @ref FSMC_ECC */ uint32_t FSMC_ECCPageSize; /*!< Defines the page size for the extended ECC. This parameter can be any value of @ref FSMC_ECC_Page_Size */ uint32_t FSMC_TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between 0 and 0xFF. */ uint32_t FSMC_TARSetupTime; /*!< Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between 0x0 and 0xFF */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_CommonSpaceTimingStruct; /*!< FSMC Common Space Timing */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_AttributeSpaceTimingStruct; /*!< FSMC Attribute Space Timing */ }FSMC_NANDInitTypeDef; /** * @brief FSMC PCCARD Init structure definition */ typedef struct { uint32_t FSMC_Waitfeature; /*!< Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of @ref FSMC_Wait_feature */ uint32_t FSMC_TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between 0 and 0xFF. */ uint32_t FSMC_TARSetupTime; /*!< Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between 0x0 and 0xFF */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_CommonSpaceTimingStruct; /*!< FSMC Common Space Timing */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_AttributeSpaceTimingStruct; /*!< FSMC Attribute Space Timing */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_IOSpaceTimingStruct; /*!< FSMC IO Space Timing */ }FSMC_PCCARDInitTypeDef; /** * @} */ /** @defgroup FSMC_Exported_Constants * @{ */ /** @defgroup FSMC_NORSRAM_Bank * @{ */ #define FSMC_Bank1_NORSRAM1 ((uint32_t)0x00000000) #define FSMC_Bank1_NORSRAM2 ((uint32_t)0x00000002) #define FSMC_Bank1_NORSRAM3 ((uint32_t)0x00000004) #define FSMC_Bank1_NORSRAM4 ((uint32_t)0x00000006) /** * @} */ /** @defgroup FSMC_NAND_Bank * @{ */ #define FSMC_Bank2_NAND ((uint32_t)0x00000010) #define FSMC_Bank3_NAND ((uint32_t)0x00000100) /** * @} */ /** @defgroup FSMC_PCCARD_Bank * @{ */ #define FSMC_Bank4_PCCARD ((uint32_t)0x00001000) /** * @} */ #define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \ ((BANK) == FSMC_Bank1_NORSRAM2) || \ ((BANK) == FSMC_Bank1_NORSRAM3) || \ ((BANK) == FSMC_Bank1_NORSRAM4)) #define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \ ((BANK) == FSMC_Bank3_NAND)) #define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \ ((BANK) == FSMC_Bank3_NAND) || \ ((BANK) == FSMC_Bank4_PCCARD)) #define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \ ((BANK) == FSMC_Bank3_NAND) || \ ((BANK) == FSMC_Bank4_PCCARD)) /** @defgroup NOR_SRAM_Controller * @{ */ /** @defgroup FSMC_Data_Address_Bus_Multiplexing * @{ */ #define FSMC_DataAddressMux_Disable ((uint32_t)0x00000000) #define FSMC_DataAddressMux_Enable ((uint32_t)0x00000002) #define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \ ((MUX) == FSMC_DataAddressMux_Enable)) /** * @} */ /** @defgroup FSMC_Memory_Type * @{ */ #define FSMC_MemoryType_SRAM ((uint32_t)0x00000000) #define FSMC_MemoryType_PSRAM ((uint32_t)0x00000004) #define FSMC_MemoryType_NOR ((uint32_t)0x00000008) #define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \ ((MEMORY) == FSMC_MemoryType_PSRAM)|| \ ((MEMORY) == FSMC_MemoryType_NOR)) /** * @} */ /** @defgroup FSMC_Data_Width * @{ */ #define FSMC_MemoryDataWidth_8b ((uint32_t)0x00000000) #define FSMC_MemoryDataWidth_16b ((uint32_t)0x00000010) #define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \ ((WIDTH) == FSMC_MemoryDataWidth_16b)) /** * @} */ /** @defgroup FSMC_Burst_Access_Mode * @{ */ #define FSMC_BurstAccessMode_Disable ((uint32_t)0x00000000) #define FSMC_BurstAccessMode_Enable ((uint32_t)0x00000100) #define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \ ((STATE) == FSMC_BurstAccessMode_Enable)) /** * @} */ /** @defgroup FSMC_AsynchronousWait * @{ */ #define FSMC_AsynchronousWait_Disable ((uint32_t)0x00000000) #define FSMC_AsynchronousWait_Enable ((uint32_t)0x00008000) #define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || \ ((STATE) == FSMC_AsynchronousWait_Enable)) /** * @} */ /** @defgroup FSMC_Wait_Signal_Polarity * @{ */ #define FSMC_WaitSignalPolarity_Low ((uint32_t)0x00000000) #define FSMC_WaitSignalPolarity_High ((uint32_t)0x00000200) #define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \ ((POLARITY) == FSMC_WaitSignalPolarity_High)) /** * @} */ /** @defgroup FSMC_Wrap_Mode * @{ */ #define FSMC_WrapMode_Disable ((uint32_t)0x00000000) #define FSMC_WrapMode_Enable ((uint32_t)0x00000400) #define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \ ((MODE) == FSMC_WrapMode_Enable)) /** * @} */ /** @defgroup FSMC_Wait_Timing * @{ */ #define FSMC_WaitSignalActive_BeforeWaitState ((uint32_t)0x00000000) #define FSMC_WaitSignalActive_DuringWaitState ((uint32_t)0x00000800) #define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \ ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState)) /** * @} */ /** @defgroup FSMC_Write_Operation * @{ */ #define FSMC_WriteOperation_Disable ((uint32_t)0x00000000) #define FSMC_WriteOperation_Enable ((uint32_t)0x00001000) #define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \ ((OPERATION) == FSMC_WriteOperation_Enable)) /** * @} */ /** @defgroup FSMC_Wait_Signal * @{ */ #define FSMC_WaitSignal_Disable ((uint32_t)0x00000000) #define FSMC_WaitSignal_Enable ((uint32_t)0x00002000) #define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \ ((SIGNAL) == FSMC_WaitSignal_Enable)) /** * @} */ /** @defgroup FSMC_Extended_Mode * @{ */ #define FSMC_ExtendedMode_Disable ((uint32_t)0x00000000) #define FSMC_ExtendedMode_Enable ((uint32_t)0x00004000) #define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \ ((MODE) == FSMC_ExtendedMode_Enable)) /** * @} */ /** @defgroup FSMC_Write_Burst * @{ */ #define FSMC_WriteBurst_Disable ((uint32_t)0x00000000) #define FSMC_WriteBurst_Enable ((uint32_t)0x00080000) #define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \ ((BURST) == FSMC_WriteBurst_Enable)) /** * @} */ /** @defgroup FSMC_Address_Setup_Time * @{ */ #define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF) /** * @} */ /** @defgroup FSMC_Address_Hold_Time * @{ */ #define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF) /** * @} */ /** @defgroup FSMC_Data_Setup_Time * @{ */ #define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF)) /** * @} */ /** @defgroup FSMC_Bus_Turn_around_Duration * @{ */ #define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF) /** * @} */ /** @defgroup FSMC_CLK_Division * @{ */ #define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF) /** * @} */ /** @defgroup FSMC_Data_Latency * @{ */ #define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF) /** * @} */ /** @defgroup FSMC_Access_Mode * @{ */ #define FSMC_AccessMode_A ((uint32_t)0x00000000) #define FSMC_AccessMode_B ((uint32_t)0x10000000) #define FSMC_AccessMode_C ((uint32_t)0x20000000) #define FSMC_AccessMode_D ((uint32_t)0x30000000) #define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \ ((MODE) == FSMC_AccessMode_B) || \ ((MODE) == FSMC_AccessMode_C) || \ ((MODE) == FSMC_AccessMode_D)) /** * @} */ /** * @} */ /** @defgroup NAND_PCCARD_Controller * @{ */ /** @defgroup FSMC_Wait_feature * @{ */ #define FSMC_Waitfeature_Disable ((uint32_t)0x00000000) #define FSMC_Waitfeature_Enable ((uint32_t)0x00000002) #define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \ ((FEATURE) == FSMC_Waitfeature_Enable)) /** * @} */ /** @defgroup FSMC_ECC * @{ */ #define FSMC_ECC_Disable ((uint32_t)0x00000000) #define FSMC_ECC_Enable ((uint32_t)0x00000040) #define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \ ((STATE) == FSMC_ECC_Enable)) /** * @} */ /** @defgroup FSMC_ECC_Page_Size * @{ */ #define FSMC_ECCPageSize_256Bytes ((uint32_t)0x00000000) #define FSMC_ECCPageSize_512Bytes ((uint32_t)0x00020000) #define FSMC_ECCPageSize_1024Bytes ((uint32_t)0x00040000) #define FSMC_ECCPageSize_2048Bytes ((uint32_t)0x00060000) #define FSMC_ECCPageSize_4096Bytes ((uint32_t)0x00080000) #define FSMC_ECCPageSize_8192Bytes ((uint32_t)0x000A0000) #define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \ ((SIZE) == FSMC_ECCPageSize_512Bytes) || \ ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \ ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \ ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \ ((SIZE) == FSMC_ECCPageSize_8192Bytes)) /** * @} */ /** @defgroup FSMC_TCLR_Setup_Time * @{ */ #define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF) /** * @} */ /** @defgroup FSMC_TAR_Setup_Time * @{ */ #define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF) /** * @} */ /** @defgroup FSMC_Setup_Time * @{ */ #define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF) /** * @} */ /** @defgroup FSMC_Wait_Setup_Time * @{ */ #define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF) /** * @} */ /** @defgroup FSMC_Hold_Setup_Time * @{ */ #define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF) /** * @} */ /** @defgroup FSMC_HiZ_Setup_Time * @{ */ #define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF) /** * @} */ /** @defgroup FSMC_Interrupt_sources * @{ */ #define FSMC_IT_RisingEdge ((uint32_t)0x00000008) #define FSMC_IT_Level ((uint32_t)0x00000010) #define FSMC_IT_FallingEdge ((uint32_t)0x00000020) #define IS_FSMC_IT(IT) ((((IT) & (uint32_t)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000)) #define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \ ((IT) == FSMC_IT_Level) || \ ((IT) == FSMC_IT_FallingEdge)) /** * @} */ /** @defgroup FSMC_Flags * @{ */ #define FSMC_FLAG_RisingEdge ((uint32_t)0x00000001) #define FSMC_FLAG_Level ((uint32_t)0x00000002) #define FSMC_FLAG_FallingEdge ((uint32_t)0x00000004) #define FSMC_FLAG_FEMPT ((uint32_t)0x00000040) #define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \ ((FLAG) == FSMC_FLAG_Level) || \ ((FLAG) == FSMC_FLAG_FallingEdge) || \ ((FLAG) == FSMC_FLAG_FEMPT)) #define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000)) /** * @} */ /** * @} */ /** * @} */ /** @defgroup FSMC_Exported_Macros * @{ */ /** * @} */ /** @defgroup FSMC_Exported_Functions * @{ */ void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank); void FSMC_NANDDeInit(uint32_t FSMC_Bank); void FSMC_PCCARDDeInit(void); void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct); void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct); void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct); void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct); void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct); void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct); void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState); void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState); void FSMC_PCCARDCmd(FunctionalState NewState); void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState); uint32_t FSMC_GetECC(uint32_t FSMC_Bank); void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState); FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG); void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG); ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT); void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT); #ifdef __cplusplus } #endif #endif /*__STM32F10x_FSMC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_gpio.h ================================================ /** ****************************************************************************** * @file stm32f10x_gpio.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the GPIO * firmware library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_GPIO_H #define __STM32F10x_GPIO_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup GPIO * @{ */ /** @defgroup GPIO_Exported_Types * @{ */ #define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \ ((PERIPH) == GPIOB) || \ ((PERIPH) == GPIOC) || \ ((PERIPH) == GPIOD) || \ ((PERIPH) == GPIOE) || \ ((PERIPH) == GPIOF) || \ ((PERIPH) == GPIOG)) /** * @brief Output Maximum frequency selection */ typedef enum { GPIO_Speed_10MHz = 1, GPIO_Speed_2MHz, GPIO_Speed_50MHz }GPIOSpeed_TypeDef; #define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_10MHz) || ((SPEED) == GPIO_Speed_2MHz) || \ ((SPEED) == GPIO_Speed_50MHz)) /** * @brief Configuration Mode enumeration */ typedef enum { GPIO_Mode_AIN = 0x0, GPIO_Mode_IN_FLOATING = 0x04, GPIO_Mode_IPD = 0x28, GPIO_Mode_IPU = 0x48, GPIO_Mode_Out_OD = 0x14, GPIO_Mode_Out_PP = 0x10, GPIO_Mode_AF_OD = 0x1C, GPIO_Mode_AF_PP = 0x18 }GPIOMode_TypeDef; #define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_AIN) || ((MODE) == GPIO_Mode_IN_FLOATING) || \ ((MODE) == GPIO_Mode_IPD) || ((MODE) == GPIO_Mode_IPU) || \ ((MODE) == GPIO_Mode_Out_OD) || ((MODE) == GPIO_Mode_Out_PP) || \ ((MODE) == GPIO_Mode_AF_OD) || ((MODE) == GPIO_Mode_AF_PP)) /** * @brief GPIO Init structure definition */ typedef struct { uint16_t GPIO_Pin; /*!< Specifies the GPIO pins to be configured. This parameter can be any value of @ref GPIO_pins_define */ GPIOSpeed_TypeDef GPIO_Speed; /*!< Specifies the speed for the selected pins. This parameter can be a value of @ref GPIOSpeed_TypeDef */ GPIOMode_TypeDef GPIO_Mode; /*!< Specifies the operating mode for the selected pins. This parameter can be a value of @ref GPIOMode_TypeDef */ }GPIO_InitTypeDef; /** * @brief Bit_SET and Bit_RESET enumeration */ typedef enum { Bit_RESET = 0, Bit_SET }BitAction; #define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET)) /** * @} */ /** @defgroup GPIO_Exported_Constants * @{ */ /** @defgroup GPIO_pins_define * @{ */ #define GPIO_Pin_0 ((uint16_t)0x0001) /*!< Pin 0 selected */ #define GPIO_Pin_1 ((uint16_t)0x0002) /*!< Pin 1 selected */ #define GPIO_Pin_2 ((uint16_t)0x0004) /*!< Pin 2 selected */ #define GPIO_Pin_3 ((uint16_t)0x0008) /*!< Pin 3 selected */ #define GPIO_Pin_4 ((uint16_t)0x0010) /*!< Pin 4 selected */ #define GPIO_Pin_5 ((uint16_t)0x0020) /*!< Pin 5 selected */ #define GPIO_Pin_6 ((uint16_t)0x0040) /*!< Pin 6 selected */ #define GPIO_Pin_7 ((uint16_t)0x0080) /*!< Pin 7 selected */ #define GPIO_Pin_8 ((uint16_t)0x0100) /*!< Pin 8 selected */ #define GPIO_Pin_9 ((uint16_t)0x0200) /*!< Pin 9 selected */ #define GPIO_Pin_10 ((uint16_t)0x0400) /*!< Pin 10 selected */ #define GPIO_Pin_11 ((uint16_t)0x0800) /*!< Pin 11 selected */ #define GPIO_Pin_12 ((uint16_t)0x1000) /*!< Pin 12 selected */ #define GPIO_Pin_13 ((uint16_t)0x2000) /*!< Pin 13 selected */ #define GPIO_Pin_14 ((uint16_t)0x4000) /*!< Pin 14 selected */ #define GPIO_Pin_15 ((uint16_t)0x8000) /*!< Pin 15 selected */ #define GPIO_Pin_All ((uint16_t)0xFFFF) /*!< All pins selected */ #define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00)) #define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \ ((PIN) == GPIO_Pin_1) || \ ((PIN) == GPIO_Pin_2) || \ ((PIN) == GPIO_Pin_3) || \ ((PIN) == GPIO_Pin_4) || \ ((PIN) == GPIO_Pin_5) || \ ((PIN) == GPIO_Pin_6) || \ ((PIN) == GPIO_Pin_7) || \ ((PIN) == GPIO_Pin_8) || \ ((PIN) == GPIO_Pin_9) || \ ((PIN) == GPIO_Pin_10) || \ ((PIN) == GPIO_Pin_11) || \ ((PIN) == GPIO_Pin_12) || \ ((PIN) == GPIO_Pin_13) || \ ((PIN) == GPIO_Pin_14) || \ ((PIN) == GPIO_Pin_15)) /** * @} */ /** @defgroup GPIO_Remap_define * @{ */ #define GPIO_Remap_SPI1 ((uint32_t)0x00000001) /*!< SPI1 Alternate Function mapping */ #define GPIO_Remap_I2C1 ((uint32_t)0x00000002) /*!< I2C1 Alternate Function mapping */ #define GPIO_Remap_USART1 ((uint32_t)0x00000004) /*!< USART1 Alternate Function mapping */ #define GPIO_Remap_USART2 ((uint32_t)0x00000008) /*!< USART2 Alternate Function mapping */ #define GPIO_PartialRemap_USART3 ((uint32_t)0x00140010) /*!< USART3 Partial Alternate Function mapping */ #define GPIO_FullRemap_USART3 ((uint32_t)0x00140030) /*!< USART3 Full Alternate Function mapping */ #define GPIO_PartialRemap_TIM1 ((uint32_t)0x00160040) /*!< TIM1 Partial Alternate Function mapping */ #define GPIO_FullRemap_TIM1 ((uint32_t)0x001600C0) /*!< TIM1 Full Alternate Function mapping */ #define GPIO_PartialRemap1_TIM2 ((uint32_t)0x00180100) /*!< TIM2 Partial1 Alternate Function mapping */ #define GPIO_PartialRemap2_TIM2 ((uint32_t)0x00180200) /*!< TIM2 Partial2 Alternate Function mapping */ #define GPIO_FullRemap_TIM2 ((uint32_t)0x00180300) /*!< TIM2 Full Alternate Function mapping */ #define GPIO_PartialRemap_TIM3 ((uint32_t)0x001A0800) /*!< TIM3 Partial Alternate Function mapping */ #define GPIO_FullRemap_TIM3 ((uint32_t)0x001A0C00) /*!< TIM3 Full Alternate Function mapping */ #define GPIO_Remap_TIM4 ((uint32_t)0x00001000) /*!< TIM4 Alternate Function mapping */ #define GPIO_Remap1_CAN1 ((uint32_t)0x001D4000) /*!< CAN1 Alternate Function mapping */ #define GPIO_Remap2_CAN1 ((uint32_t)0x001D6000) /*!< CAN1 Alternate Function mapping */ #define GPIO_Remap_PD01 ((uint32_t)0x00008000) /*!< PD01 Alternate Function mapping */ #define GPIO_Remap_TIM5CH4_LSI ((uint32_t)0x00200001) /*!< LSI connected to TIM5 Channel4 input capture for calibration */ #define GPIO_Remap_ADC1_ETRGINJ ((uint32_t)0x00200002) /*!< ADC1 External Trigger Injected Conversion remapping */ #define GPIO_Remap_ADC1_ETRGREG ((uint32_t)0x00200004) /*!< ADC1 External Trigger Regular Conversion remapping */ #define GPIO_Remap_ADC2_ETRGINJ ((uint32_t)0x00200008) /*!< ADC2 External Trigger Injected Conversion remapping */ #define GPIO_Remap_ADC2_ETRGREG ((uint32_t)0x00200010) /*!< ADC2 External Trigger Regular Conversion remapping */ #define GPIO_Remap_ETH ((uint32_t)0x00200020) /*!< Ethernet remapping (only for Connectivity line devices) */ #define GPIO_Remap_CAN2 ((uint32_t)0x00200040) /*!< CAN2 remapping (only for Connectivity line devices) */ #define GPIO_Remap_SWJ_NoJTRST ((uint32_t)0x00300100) /*!< Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST */ #define GPIO_Remap_SWJ_JTAGDisable ((uint32_t)0x00300200) /*!< JTAG-DP Disabled and SW-DP Enabled */ #define GPIO_Remap_SWJ_Disable ((uint32_t)0x00300400) /*!< Full SWJ Disabled (JTAG-DP + SW-DP) */ #define GPIO_Remap_SPI3 ((uint32_t)0x00201100) /*!< SPI3/I2S3 Alternate Function mapping (only for Connectivity line devices) */ #define GPIO_Remap_TIM2ITR1_PTP_SOF ((uint32_t)0x00202000) /*!< Ethernet PTP output or USB OTG SOF (Start of Frame) connected to TIM2 Internal Trigger 1 for calibration (only for Connectivity line devices) */ #define GPIO_Remap_PTP_PPS ((uint32_t)0x00204000) /*!< Ethernet MAC PPS_PTS output on PB05 (only for Connectivity line devices) */ #define GPIO_Remap_TIM15 ((uint32_t)0x80000001) /*!< TIM15 Alternate Function mapping (only for Value line devices) */ #define GPIO_Remap_TIM16 ((uint32_t)0x80000002) /*!< TIM16 Alternate Function mapping (only for Value line devices) */ #define GPIO_Remap_TIM17 ((uint32_t)0x80000004) /*!< TIM17 Alternate Function mapping (only for Value line devices) */ #define GPIO_Remap_CEC ((uint32_t)0x80000008) /*!< CEC Alternate Function mapping (only for Value line devices) */ #define GPIO_Remap_TIM1_DMA ((uint32_t)0x80000010) /*!< TIM1 DMA requests mapping (only for Value line devices) */ #define GPIO_Remap_TIM9 ((uint32_t)0x80000020) /*!< TIM9 Alternate Function mapping (only for XL-density devices) */ #define GPIO_Remap_TIM10 ((uint32_t)0x80000040) /*!< TIM10 Alternate Function mapping (only for XL-density devices) */ #define GPIO_Remap_TIM11 ((uint32_t)0x80000080) /*!< TIM11 Alternate Function mapping (only for XL-density devices) */ #define GPIO_Remap_TIM13 ((uint32_t)0x80000100) /*!< TIM13 Alternate Function mapping (only for High density Value line and XL-density devices) */ #define GPIO_Remap_TIM14 ((uint32_t)0x80000200) /*!< TIM14 Alternate Function mapping (only for High density Value line and XL-density devices) */ #define GPIO_Remap_FSMC_NADV ((uint32_t)0x80000400) /*!< FSMC_NADV Alternate Function mapping (only for High density Value line and XL-density devices) */ #define GPIO_Remap_TIM67_DAC_DMA ((uint32_t)0x80000800) /*!< TIM6/TIM7 and DAC DMA requests remapping (only for High density Value line devices) */ #define GPIO_Remap_TIM12 ((uint32_t)0x80001000) /*!< TIM12 Alternate Function mapping (only for High density Value line devices) */ #define GPIO_Remap_MISC ((uint32_t)0x80002000) /*!< Miscellaneous Remap (DMA2 Channel5 Position and DAC Trigger remapping, only for High density Value line devices) */ #define IS_GPIO_REMAP(REMAP) (((REMAP) == GPIO_Remap_SPI1) || ((REMAP) == GPIO_Remap_I2C1) || \ ((REMAP) == GPIO_Remap_USART1) || ((REMAP) == GPIO_Remap_USART2) || \ ((REMAP) == GPIO_PartialRemap_USART3) || ((REMAP) == GPIO_FullRemap_USART3) || \ ((REMAP) == GPIO_PartialRemap_TIM1) || ((REMAP) == GPIO_FullRemap_TIM1) || \ ((REMAP) == GPIO_PartialRemap1_TIM2) || ((REMAP) == GPIO_PartialRemap2_TIM2) || \ ((REMAP) == GPIO_FullRemap_TIM2) || ((REMAP) == GPIO_PartialRemap_TIM3) || \ ((REMAP) == GPIO_FullRemap_TIM3) || ((REMAP) == GPIO_Remap_TIM4) || \ ((REMAP) == GPIO_Remap1_CAN1) || ((REMAP) == GPIO_Remap2_CAN1) || \ ((REMAP) == GPIO_Remap_PD01) || ((REMAP) == GPIO_Remap_TIM5CH4_LSI) || \ ((REMAP) == GPIO_Remap_ADC1_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC1_ETRGREG) || \ ((REMAP) == GPIO_Remap_ADC2_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC2_ETRGREG) || \ ((REMAP) == GPIO_Remap_ETH) ||((REMAP) == GPIO_Remap_CAN2) || \ ((REMAP) == GPIO_Remap_SWJ_NoJTRST) || ((REMAP) == GPIO_Remap_SWJ_JTAGDisable) || \ ((REMAP) == GPIO_Remap_SWJ_Disable)|| ((REMAP) == GPIO_Remap_SPI3) || \ ((REMAP) == GPIO_Remap_TIM2ITR1_PTP_SOF) || ((REMAP) == GPIO_Remap_PTP_PPS) || \ ((REMAP) == GPIO_Remap_TIM15) || ((REMAP) == GPIO_Remap_TIM16) || \ ((REMAP) == GPIO_Remap_TIM17) || ((REMAP) == GPIO_Remap_CEC) || \ ((REMAP) == GPIO_Remap_TIM1_DMA) || ((REMAP) == GPIO_Remap_TIM9) || \ ((REMAP) == GPIO_Remap_TIM10) || ((REMAP) == GPIO_Remap_TIM11) || \ ((REMAP) == GPIO_Remap_TIM13) || ((REMAP) == GPIO_Remap_TIM14) || \ ((REMAP) == GPIO_Remap_FSMC_NADV) || ((REMAP) == GPIO_Remap_TIM67_DAC_DMA) || \ ((REMAP) == GPIO_Remap_TIM12) || ((REMAP) == GPIO_Remap_MISC)) /** * @} */ /** @defgroup GPIO_Port_Sources * @{ */ #define GPIO_PortSourceGPIOA ((uint8_t)0x00) #define GPIO_PortSourceGPIOB ((uint8_t)0x01) #define GPIO_PortSourceGPIOC ((uint8_t)0x02) #define GPIO_PortSourceGPIOD ((uint8_t)0x03) #define GPIO_PortSourceGPIOE ((uint8_t)0x04) #define GPIO_PortSourceGPIOF ((uint8_t)0x05) #define GPIO_PortSourceGPIOG ((uint8_t)0x06) #define IS_GPIO_EVENTOUT_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOB) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOC) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOD) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOE)) #define IS_GPIO_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOB) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOC) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOD) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOE) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOF) || \ ((PORTSOURCE) == GPIO_PortSourceGPIOG)) /** * @} */ /** @defgroup GPIO_Pin_sources * @{ */ #define GPIO_PinSource0 ((uint8_t)0x00) #define GPIO_PinSource1 ((uint8_t)0x01) #define GPIO_PinSource2 ((uint8_t)0x02) #define GPIO_PinSource3 ((uint8_t)0x03) #define GPIO_PinSource4 ((uint8_t)0x04) #define GPIO_PinSource5 ((uint8_t)0x05) #define GPIO_PinSource6 ((uint8_t)0x06) #define GPIO_PinSource7 ((uint8_t)0x07) #define GPIO_PinSource8 ((uint8_t)0x08) #define GPIO_PinSource9 ((uint8_t)0x09) #define GPIO_PinSource10 ((uint8_t)0x0A) #define GPIO_PinSource11 ((uint8_t)0x0B) #define GPIO_PinSource12 ((uint8_t)0x0C) #define GPIO_PinSource13 ((uint8_t)0x0D) #define GPIO_PinSource14 ((uint8_t)0x0E) #define GPIO_PinSource15 ((uint8_t)0x0F) #define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \ ((PINSOURCE) == GPIO_PinSource1) || \ ((PINSOURCE) == GPIO_PinSource2) || \ ((PINSOURCE) == GPIO_PinSource3) || \ ((PINSOURCE) == GPIO_PinSource4) || \ ((PINSOURCE) == GPIO_PinSource5) || \ ((PINSOURCE) == GPIO_PinSource6) || \ ((PINSOURCE) == GPIO_PinSource7) || \ ((PINSOURCE) == GPIO_PinSource8) || \ ((PINSOURCE) == GPIO_PinSource9) || \ ((PINSOURCE) == GPIO_PinSource10) || \ ((PINSOURCE) == GPIO_PinSource11) || \ ((PINSOURCE) == GPIO_PinSource12) || \ ((PINSOURCE) == GPIO_PinSource13) || \ ((PINSOURCE) == GPIO_PinSource14) || \ ((PINSOURCE) == GPIO_PinSource15)) /** * @} */ /** @defgroup Ethernet_Media_Interface * @{ */ #define GPIO_ETH_MediaInterface_MII ((u32)0x00000000) #define GPIO_ETH_MediaInterface_RMII ((u32)0x00000001) #define IS_GPIO_ETH_MEDIA_INTERFACE(INTERFACE) (((INTERFACE) == GPIO_ETH_MediaInterface_MII) || \ ((INTERFACE) == GPIO_ETH_MediaInterface_RMII)) /** * @} */ /** * @} */ /** @defgroup GPIO_Exported_Macros * @{ */ /** * @} */ /** @defgroup GPIO_Exported_Functions * @{ */ void GPIO_DeInit(GPIO_TypeDef* GPIOx); void GPIO_AFIODeInit(void); void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct); void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct); uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx); uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx); void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal); void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal); void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource); void GPIO_EventOutputCmd(FunctionalState NewState); void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState); void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource); void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface); #ifdef __cplusplus } #endif #endif /* __STM32F10x_GPIO_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_i2c.h ================================================ /** ****************************************************************************** * @file stm32f10x_i2c.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the I2C firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_I2C_H #define __STM32F10x_I2C_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup I2C * @{ */ /** @defgroup I2C_Exported_Types * @{ */ /** * @brief I2C Init structure definition */ typedef struct { uint32_t I2C_ClockSpeed; /*!< Specifies the clock frequency. This parameter must be set to a value lower than 400kHz */ uint16_t I2C_Mode; /*!< Specifies the I2C mode. This parameter can be a value of @ref I2C_mode */ uint16_t I2C_DutyCycle; /*!< Specifies the I2C fast mode duty cycle. This parameter can be a value of @ref I2C_duty_cycle_in_fast_mode */ uint16_t I2C_OwnAddress1; /*!< Specifies the first device own address. This parameter can be a 7-bit or 10-bit address. */ uint16_t I2C_Ack; /*!< Enables or disables the acknowledgement. This parameter can be a value of @ref I2C_acknowledgement */ uint16_t I2C_AcknowledgedAddress; /*!< Specifies if 7-bit or 10-bit address is acknowledged. This parameter can be a value of @ref I2C_acknowledged_address */ }I2C_InitTypeDef; /** * @} */ /** @defgroup I2C_Exported_Constants * @{ */ #define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) || \ ((PERIPH) == I2C2)) /** @defgroup I2C_mode * @{ */ #define I2C_Mode_I2C ((uint16_t)0x0000) #define I2C_Mode_SMBusDevice ((uint16_t)0x0002) #define I2C_Mode_SMBusHost ((uint16_t)0x000A) #define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \ ((MODE) == I2C_Mode_SMBusDevice) || \ ((MODE) == I2C_Mode_SMBusHost)) /** * @} */ /** @defgroup I2C_duty_cycle_in_fast_mode * @{ */ #define I2C_DutyCycle_16_9 ((uint16_t)0x4000) /*!< I2C fast mode Tlow/Thigh = 16/9 */ #define I2C_DutyCycle_2 ((uint16_t)0xBFFF) /*!< I2C fast mode Tlow/Thigh = 2 */ #define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || \ ((CYCLE) == I2C_DutyCycle_2)) /** * @} */ /** @defgroup I2C_acknowledgement * @{ */ #define I2C_Ack_Enable ((uint16_t)0x0400) #define I2C_Ack_Disable ((uint16_t)0x0000) #define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || \ ((STATE) == I2C_Ack_Disable)) /** * @} */ /** @defgroup I2C_transfer_direction * @{ */ #define I2C_Direction_Transmitter ((uint8_t)0x00) #define I2C_Direction_Receiver ((uint8_t)0x01) #define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || \ ((DIRECTION) == I2C_Direction_Receiver)) /** * @} */ /** @defgroup I2C_acknowledged_address * @{ */ #define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000) #define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000) #define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \ ((ADDRESS) == I2C_AcknowledgedAddress_10bit)) /** * @} */ /** @defgroup I2C_registers * @{ */ #define I2C_Register_CR1 ((uint8_t)0x00) #define I2C_Register_CR2 ((uint8_t)0x04) #define I2C_Register_OAR1 ((uint8_t)0x08) #define I2C_Register_OAR2 ((uint8_t)0x0C) #define I2C_Register_DR ((uint8_t)0x10) #define I2C_Register_SR1 ((uint8_t)0x14) #define I2C_Register_SR2 ((uint8_t)0x18) #define I2C_Register_CCR ((uint8_t)0x1C) #define I2C_Register_TRISE ((uint8_t)0x20) #define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || \ ((REGISTER) == I2C_Register_CR2) || \ ((REGISTER) == I2C_Register_OAR1) || \ ((REGISTER) == I2C_Register_OAR2) || \ ((REGISTER) == I2C_Register_DR) || \ ((REGISTER) == I2C_Register_SR1) || \ ((REGISTER) == I2C_Register_SR2) || \ ((REGISTER) == I2C_Register_CCR) || \ ((REGISTER) == I2C_Register_TRISE)) /** * @} */ /** @defgroup I2C_SMBus_alert_pin_level * @{ */ #define I2C_SMBusAlert_Low ((uint16_t)0x2000) #define I2C_SMBusAlert_High ((uint16_t)0xDFFF) #define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || \ ((ALERT) == I2C_SMBusAlert_High)) /** * @} */ /** @defgroup I2C_PEC_position * @{ */ #define I2C_PECPosition_Next ((uint16_t)0x0800) #define I2C_PECPosition_Current ((uint16_t)0xF7FF) #define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) || \ ((POSITION) == I2C_PECPosition_Current)) /** * @} */ /** @defgroup I2C_NCAK_position * @{ */ #define I2C_NACKPosition_Next ((uint16_t)0x0800) #define I2C_NACKPosition_Current ((uint16_t)0xF7FF) #define IS_I2C_NACK_POSITION(POSITION) (((POSITION) == I2C_NACKPosition_Next) || \ ((POSITION) == I2C_NACKPosition_Current)) /** * @} */ /** @defgroup I2C_interrupts_definition * @{ */ #define I2C_IT_BUF ((uint16_t)0x0400) #define I2C_IT_EVT ((uint16_t)0x0200) #define I2C_IT_ERR ((uint16_t)0x0100) #define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint16_t)0xF8FF) == 0x00) && ((IT) != 0x00)) /** * @} */ /** @defgroup I2C_interrupts_definition * @{ */ #define I2C_IT_SMBALERT ((uint32_t)0x01008000) #define I2C_IT_TIMEOUT ((uint32_t)0x01004000) #define I2C_IT_PECERR ((uint32_t)0x01001000) #define I2C_IT_OVR ((uint32_t)0x01000800) #define I2C_IT_AF ((uint32_t)0x01000400) #define I2C_IT_ARLO ((uint32_t)0x01000200) #define I2C_IT_BERR ((uint32_t)0x01000100) #define I2C_IT_TXE ((uint32_t)0x06000080) #define I2C_IT_RXNE ((uint32_t)0x06000040) #define I2C_IT_STOPF ((uint32_t)0x02000010) #define I2C_IT_ADD10 ((uint32_t)0x02000008) #define I2C_IT_BTF ((uint32_t)0x02000004) #define I2C_IT_ADDR ((uint32_t)0x02000002) #define I2C_IT_SB ((uint32_t)0x02000001) #define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x20FF) == 0x00) && ((IT) != (uint16_t)0x00)) #define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \ ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || \ ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \ ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || \ ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || \ ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || \ ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB)) /** * @} */ /** @defgroup I2C_flags_definition * @{ */ /** * @brief SR2 register flags */ #define I2C_FLAG_DUALF ((uint32_t)0x00800000) #define I2C_FLAG_SMBHOST ((uint32_t)0x00400000) #define I2C_FLAG_SMBDEFAULT ((uint32_t)0x00200000) #define I2C_FLAG_GENCALL ((uint32_t)0x00100000) #define I2C_FLAG_TRA ((uint32_t)0x00040000) #define I2C_FLAG_BUSY ((uint32_t)0x00020000) #define I2C_FLAG_MSL ((uint32_t)0x00010000) /** * @brief SR1 register flags */ #define I2C_FLAG_SMBALERT ((uint32_t)0x10008000) #define I2C_FLAG_TIMEOUT ((uint32_t)0x10004000) #define I2C_FLAG_PECERR ((uint32_t)0x10001000) #define I2C_FLAG_OVR ((uint32_t)0x10000800) #define I2C_FLAG_AF ((uint32_t)0x10000400) #define I2C_FLAG_ARLO ((uint32_t)0x10000200) #define I2C_FLAG_BERR ((uint32_t)0x10000100) #define I2C_FLAG_TXE ((uint32_t)0x10000080) #define I2C_FLAG_RXNE ((uint32_t)0x10000040) #define I2C_FLAG_STOPF ((uint32_t)0x10000010) #define I2C_FLAG_ADD10 ((uint32_t)0x10000008) #define I2C_FLAG_BTF ((uint32_t)0x10000004) #define I2C_FLAG_ADDR ((uint32_t)0x10000002) #define I2C_FLAG_SB ((uint32_t)0x10000001) #define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_t)0x00)) #define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || \ ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || \ ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || \ ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || \ ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) || \ ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || \ ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || \ ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || \ ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || \ ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || \ ((FLAG) == I2C_FLAG_SB)) /** * @} */ /** @defgroup I2C_Events * @{ */ /*======================================== I2C Master Events (Events grouped in order of communication) ==========================================*/ /** * @brief Communication start * * After sending the START condition (I2C_GenerateSTART() function) the master * has to wait for this event. It means that the Start condition has been correctly * released on the I2C bus (the bus is free, no other devices is communicating). * */ /* --EV5 */ #define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001) /* BUSY, MSL and SB flag */ /** * @brief Address Acknowledge * * After checking on EV5 (start condition correctly released on the bus), the * master sends the address of the slave(s) with which it will communicate * (I2C_Send7bitAddress() function, it also determines the direction of the communication: * Master transmitter or Receiver). Then the master has to wait that a slave acknowledges * his address. If an acknowledge is sent on the bus, one of the following events will * be set: * * 1) In case of Master Receiver (7-bit addressing): the I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED * event is set. * * 2) In case of Master Transmitter (7-bit addressing): the I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED * is set * * 3) In case of 10-Bit addressing mode, the master (just after generating the START * and checking on EV5) has to send the header of 10-bit addressing mode (I2C_SendData() * function). Then master should wait on EV9. It means that the 10-bit addressing * header has been correctly sent on the bus. Then master should send the second part of * the 10-bit address (LSB) using the function I2C_Send7bitAddress(). Then master * should wait for event EV6. * */ /* --EV6 */ #define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082) /* BUSY, MSL, ADDR, TXE and TRA flags */ #define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002) /* BUSY, MSL and ADDR flags */ /* --EV9 */ #define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008) /* BUSY, MSL and ADD10 flags */ /** * @brief Communication events * * If a communication is established (START condition generated and slave address * acknowledged) then the master has to check on one of the following events for * communication procedures: * * 1) Master Receiver mode: The master has to wait on the event EV7 then to read * the data received from the slave (I2C_ReceiveData() function). * * 2) Master Transmitter mode: The master has to send data (I2C_SendData() * function) then to wait on event EV8 or EV8_2. * These two events are similar: * - EV8 means that the data has been written in the data register and is * being shifted out. * - EV8_2 means that the data has been physically shifted out and output * on the bus. * In most cases, using EV8 is sufficient for the application. * Using EV8_2 leads to a slower communication but ensure more reliable test. * EV8_2 is also more suitable than EV8 for testing on the last data transmission * (before Stop condition generation). * * @note In case the user software does not guarantee that this event EV7 is * managed before the current byte end of transfer, then user may check on EV7 * and BTF flag at the same time (ie. (I2C_EVENT_MASTER_BYTE_RECEIVED | I2C_FLAG_BTF)). * In this case the communication may be slower. * */ /* Master RECEIVER mode -----------------------------*/ /* --EV7 */ #define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040) /* BUSY, MSL and RXNE flags */ /* Master TRANSMITTER mode --------------------------*/ /* --EV8 */ #define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080) /* TRA, BUSY, MSL, TXE flags */ /* --EV8_2 */ #define I2C_EVENT_MASTER_BYTE_TRANSMITTED ((uint32_t)0x00070084) /* TRA, BUSY, MSL, TXE and BTF flags */ /*======================================== I2C Slave Events (Events grouped in order of communication) ==========================================*/ /** * @brief Communication start events * * Wait on one of these events at the start of the communication. It means that * the I2C peripheral detected a Start condition on the bus (generated by master * device) followed by the peripheral address. The peripheral generates an ACK * condition on the bus (if the acknowledge feature is enabled through function * I2C_AcknowledgeConfig()) and the events listed above are set : * * 1) In normal case (only one address managed by the slave), when the address * sent by the master matches the own address of the peripheral (configured by * I2C_OwnAddress1 field) the I2C_EVENT_SLAVE_XXX_ADDRESS_MATCHED event is set * (where XXX could be TRANSMITTER or RECEIVER). * * 2) In case the address sent by the master matches the second address of the * peripheral (configured by the function I2C_OwnAddress2Config() and enabled * by the function I2C_DualAddressCmd()) the events I2C_EVENT_SLAVE_XXX_SECONDADDRESS_MATCHED * (where XXX could be TRANSMITTER or RECEIVER) are set. * * 3) In case the address sent by the master is General Call (address 0x00) and * if the General Call is enabled for the peripheral (using function I2C_GeneralCallCmd()) * the following event is set I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED. * */ /* --EV1 (all the events below are variants of EV1) */ /* 1) Case of One Single Address managed by the slave */ #define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002) /* BUSY and ADDR flags */ #define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082) /* TRA, BUSY, TXE and ADDR flags */ /* 2) Case of Dual address managed by the slave */ #define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000) /* DUALF and BUSY flags */ #define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080) /* DUALF, TRA, BUSY and TXE flags */ /* 3) Case of General Call enabled for the slave */ #define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000) /* GENCALL and BUSY flags */ /** * @brief Communication events * * Wait on one of these events when EV1 has already been checked and: * * - Slave RECEIVER mode: * - EV2: When the application is expecting a data byte to be received. * - EV4: When the application is expecting the end of the communication: master * sends a stop condition and data transmission is stopped. * * - Slave Transmitter mode: * - EV3: When a byte has been transmitted by the slave and the application is expecting * the end of the byte transmission. The two events I2C_EVENT_SLAVE_BYTE_TRANSMITTED and * I2C_EVENT_SLAVE_BYTE_TRANSMITTING are similar. The second one can optionally be * used when the user software doesn't guarantee the EV3 is managed before the * current byte end of transfer. * - EV3_2: When the master sends a NACK in order to tell slave that data transmission * shall end (before sending the STOP condition). In this case slave has to stop sending * data bytes and expect a Stop condition on the bus. * * @note In case the user software does not guarantee that the event EV2 is * managed before the current byte end of transfer, then user may check on EV2 * and BTF flag at the same time (ie. (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_BTF)). * In this case the communication may be slower. * */ /* Slave RECEIVER mode --------------------------*/ /* --EV2 */ #define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040) /* BUSY and RXNE flags */ /* --EV4 */ #define I2C_EVENT_SLAVE_STOP_DETECTED ((uint32_t)0x00000010) /* STOPF flag */ /* Slave TRANSMITTER mode -----------------------*/ /* --EV3 */ #define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084) /* TRA, BUSY, TXE and BTF flags */ #define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080) /* TRA, BUSY and TXE flags */ /* --EV3_2 */ #define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400) /* AF flag */ /*=========================== End of Events Description ==========================================*/ #define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \ ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \ ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \ ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \ ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || \ ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \ ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || \ ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || \ ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \ ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) || \ ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || \ ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \ ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \ ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \ ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \ ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \ ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \ ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) || \ ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || \ ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE)) /** * @} */ /** @defgroup I2C_own_address1 * @{ */ #define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF) /** * @} */ /** @defgroup I2C_clock_speed * @{ */ #define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000)) /** * @} */ /** * @} */ /** @defgroup I2C_Exported_Macros * @{ */ /** * @} */ /** @defgroup I2C_Exported_Functions * @{ */ void I2C_DeInit(I2C_TypeDef* I2Cx); void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct); void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct); void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address); void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState); void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data); uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx); void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction); uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register); void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition); void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert); void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition); void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState); uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx); void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle); /** * @brief **************************************************************************************** * * I2C State Monitoring Functions * **************************************************************************************** * This I2C driver provides three different ways for I2C state monitoring * depending on the application requirements and constraints: * * * 1) Basic state monitoring: * Using I2C_CheckEvent() function: * It compares the status registers (SR1 and SR2) content to a given event * (can be the combination of one or more flags). * It returns SUCCESS if the current status includes the given flags * and returns ERROR if one or more flags are missing in the current status. * - When to use: * - This function is suitable for most applications as well as for startup * activity since the events are fully described in the product reference manual * (RM0008). * - It is also suitable for users who need to define their own events. * - Limitations: * - If an error occurs (ie. error flags are set besides to the monitored flags), * the I2C_CheckEvent() function may return SUCCESS despite the communication * hold or corrupted real state. * In this case, it is advised to use error interrupts to monitor the error * events and handle them in the interrupt IRQ handler. * * @note * For error management, it is advised to use the following functions: * - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR). * - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs. * Where x is the peripheral instance (I2C1, I2C2 ...) * - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into I2Cx_ER_IRQHandler() * in order to determine which error occurred. * - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() * and/or I2C_GenerateStop() in order to clear the error flag and source, * and return to correct communication status. * * * 2) Advanced state monitoring: * Using the function I2C_GetLastEvent() which returns the image of both status * registers in a single word (uint32_t) (Status Register 2 value is shifted left * by 16 bits and concatenated to Status Register 1). * - When to use: * - This function is suitable for the same applications above but it allows to * overcome the limitations of I2C_GetFlagStatus() function (see below). * The returned value could be compared to events already defined in the * library (stm32f10x_i2c.h) or to custom values defined by user. * - This function is suitable when multiple flags are monitored at the same time. * - At the opposite of I2C_CheckEvent() function, this function allows user to * choose when an event is accepted (when all events flags are set and no * other flags are set or just when the needed flags are set like * I2C_CheckEvent() function). * - Limitations: * - User may need to define his own events. * - Same remark concerning the error management is applicable for this * function if user decides to check only regular communication flags (and * ignores error flags). * * * 3) Flag-based state monitoring: * Using the function I2C_GetFlagStatus() which simply returns the status of * one single flag (ie. I2C_FLAG_RXNE ...). * - When to use: * - This function could be used for specific applications or in debug phase. * - It is suitable when only one flag checking is needed (most I2C events * are monitored through multiple flags). * - Limitations: * - When calling this function, the Status register is accessed. Some flags are * cleared when the status register is accessed. So checking the status * of one Flag, may clear other ones. * - Function may need to be called twice or more in order to monitor one * single event. * */ /** * * 1) Basic state monitoring ******************************************************************************* */ ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT); /** * * 2) Advanced state monitoring ******************************************************************************* */ uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx); /** * * 3) Flag-based state monitoring ******************************************************************************* */ FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); /** * ******************************************************************************* */ void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT); void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /*__STM32F10x_I2C_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_iwdg.h ================================================ /** ****************************************************************************** * @file stm32f10x_iwdg.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the IWDG * firmware library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_IWDG_H #define __STM32F10x_IWDG_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup IWDG * @{ */ /** @defgroup IWDG_Exported_Types * @{ */ /** * @} */ /** @defgroup IWDG_Exported_Constants * @{ */ /** @defgroup IWDG_WriteAccess * @{ */ #define IWDG_WriteAccess_Enable ((uint16_t)0x5555) #define IWDG_WriteAccess_Disable ((uint16_t)0x0000) #define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || \ ((ACCESS) == IWDG_WriteAccess_Disable)) /** * @} */ /** @defgroup IWDG_prescaler * @{ */ #define IWDG_Prescaler_4 ((uint8_t)0x00) #define IWDG_Prescaler_8 ((uint8_t)0x01) #define IWDG_Prescaler_16 ((uint8_t)0x02) #define IWDG_Prescaler_32 ((uint8_t)0x03) #define IWDG_Prescaler_64 ((uint8_t)0x04) #define IWDG_Prescaler_128 ((uint8_t)0x05) #define IWDG_Prescaler_256 ((uint8_t)0x06) #define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4) || \ ((PRESCALER) == IWDG_Prescaler_8) || \ ((PRESCALER) == IWDG_Prescaler_16) || \ ((PRESCALER) == IWDG_Prescaler_32) || \ ((PRESCALER) == IWDG_Prescaler_64) || \ ((PRESCALER) == IWDG_Prescaler_128)|| \ ((PRESCALER) == IWDG_Prescaler_256)) /** * @} */ /** @defgroup IWDG_Flag * @{ */ #define IWDG_FLAG_PVU ((uint16_t)0x0001) #define IWDG_FLAG_RVU ((uint16_t)0x0002) #define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU)) #define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF) /** * @} */ /** * @} */ /** @defgroup IWDG_Exported_Macros * @{ */ /** * @} */ /** @defgroup IWDG_Exported_Functions * @{ */ void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess); void IWDG_SetPrescaler(uint8_t IWDG_Prescaler); void IWDG_SetReload(uint16_t Reload); void IWDG_ReloadCounter(void); void IWDG_Enable(void); FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG); #ifdef __cplusplus } #endif #endif /* __STM32F10x_IWDG_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_pwr.h ================================================ /** ****************************************************************************** * @file stm32f10x_pwr.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the PWR firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_PWR_H #define __STM32F10x_PWR_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup PWR * @{ */ /** @defgroup PWR_Exported_Types * @{ */ /** * @} */ /** @defgroup PWR_Exported_Constants * @{ */ /** @defgroup PVD_detection_level * @{ */ #define PWR_PVDLevel_2V2 ((uint32_t)0x00000000) #define PWR_PVDLevel_2V3 ((uint32_t)0x00000020) #define PWR_PVDLevel_2V4 ((uint32_t)0x00000040) #define PWR_PVDLevel_2V5 ((uint32_t)0x00000060) #define PWR_PVDLevel_2V6 ((uint32_t)0x00000080) #define PWR_PVDLevel_2V7 ((uint32_t)0x000000A0) #define PWR_PVDLevel_2V8 ((uint32_t)0x000000C0) #define PWR_PVDLevel_2V9 ((uint32_t)0x000000E0) #define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_2V2) || ((LEVEL) == PWR_PVDLevel_2V3)|| \ ((LEVEL) == PWR_PVDLevel_2V4) || ((LEVEL) == PWR_PVDLevel_2V5)|| \ ((LEVEL) == PWR_PVDLevel_2V6) || ((LEVEL) == PWR_PVDLevel_2V7)|| \ ((LEVEL) == PWR_PVDLevel_2V8) || ((LEVEL) == PWR_PVDLevel_2V9)) /** * @} */ /** @defgroup Regulator_state_is_STOP_mode * @{ */ #define PWR_Regulator_ON ((uint32_t)0x00000000) #define PWR_Regulator_LowPower ((uint32_t)0x00000001) #define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_Regulator_ON) || \ ((REGULATOR) == PWR_Regulator_LowPower)) /** * @} */ /** @defgroup STOP_mode_entry * @{ */ #define PWR_STOPEntry_WFI ((uint8_t)0x01) #define PWR_STOPEntry_WFE ((uint8_t)0x02) #define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE)) /** * @} */ /** @defgroup PWR_Flag * @{ */ #define PWR_FLAG_WU ((uint32_t)0x00000001) #define PWR_FLAG_SB ((uint32_t)0x00000002) #define PWR_FLAG_PVDO ((uint32_t)0x00000004) #define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || \ ((FLAG) == PWR_FLAG_PVDO)) #define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB)) /** * @} */ /** * @} */ /** @defgroup PWR_Exported_Macros * @{ */ /** * @} */ /** @defgroup PWR_Exported_Functions * @{ */ void PWR_DeInit(void); void PWR_BackupAccessCmd(FunctionalState NewState); void PWR_PVDCmd(FunctionalState NewState); void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel); void PWR_WakeUpPinCmd(FunctionalState NewState); void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry); void PWR_EnterSTANDBYMode(void); FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG); void PWR_ClearFlag(uint32_t PWR_FLAG); #ifdef __cplusplus } #endif #endif /* __STM32F10x_PWR_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_rcc.h ================================================ /** ****************************************************************************** * @file stm32f10x_rcc.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the RCC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_RCC_H #define __STM32F10x_RCC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup RCC * @{ */ /** @defgroup RCC_Exported_Types * @{ */ typedef struct { uint32_t SYSCLK_Frequency; /*!< returns SYSCLK clock frequency expressed in Hz */ uint32_t HCLK_Frequency; /*!< returns HCLK clock frequency expressed in Hz */ uint32_t PCLK1_Frequency; /*!< returns PCLK1 clock frequency expressed in Hz */ uint32_t PCLK2_Frequency; /*!< returns PCLK2 clock frequency expressed in Hz */ uint32_t ADCCLK_Frequency; /*!< returns ADCCLK clock frequency expressed in Hz */ }RCC_ClocksTypeDef; /** * @} */ /** @defgroup RCC_Exported_Constants * @{ */ /** @defgroup HSE_configuration * @{ */ #define RCC_HSE_OFF ((uint32_t)0x00000000) #define RCC_HSE_ON ((uint32_t)0x00010000) #define RCC_HSE_Bypass ((uint32_t)0x00040000) #define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \ ((HSE) == RCC_HSE_Bypass)) /** * @} */ /** @defgroup PLL_entry_clock_source * @{ */ #define RCC_PLLSource_HSI_Div2 ((uint32_t)0x00000000) #if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL) && !defined (STM32F10X_CL) #define RCC_PLLSource_HSE_Div1 ((uint32_t)0x00010000) #define RCC_PLLSource_HSE_Div2 ((uint32_t)0x00030000) #define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \ ((SOURCE) == RCC_PLLSource_HSE_Div1) || \ ((SOURCE) == RCC_PLLSource_HSE_Div2)) #else #define RCC_PLLSource_PREDIV1 ((uint32_t)0x00010000) #define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \ ((SOURCE) == RCC_PLLSource_PREDIV1)) #endif /* STM32F10X_CL */ /** * @} */ /** @defgroup PLL_multiplication_factor * @{ */ #ifndef STM32F10X_CL #define RCC_PLLMul_2 ((uint32_t)0x00000000) #define RCC_PLLMul_3 ((uint32_t)0x00040000) #define RCC_PLLMul_4 ((uint32_t)0x00080000) #define RCC_PLLMul_5 ((uint32_t)0x000C0000) #define RCC_PLLMul_6 ((uint32_t)0x00100000) #define RCC_PLLMul_7 ((uint32_t)0x00140000) #define RCC_PLLMul_8 ((uint32_t)0x00180000) #define RCC_PLLMul_9 ((uint32_t)0x001C0000) #define RCC_PLLMul_10 ((uint32_t)0x00200000) #define RCC_PLLMul_11 ((uint32_t)0x00240000) #define RCC_PLLMul_12 ((uint32_t)0x00280000) #define RCC_PLLMul_13 ((uint32_t)0x002C0000) #define RCC_PLLMul_14 ((uint32_t)0x00300000) #define RCC_PLLMul_15 ((uint32_t)0x00340000) #define RCC_PLLMul_16 ((uint32_t)0x00380000) #define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3) || \ ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || \ ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || \ ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || \ ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \ ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \ ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \ ((MUL) == RCC_PLLMul_16)) #else #define RCC_PLLMul_4 ((uint32_t)0x00080000) #define RCC_PLLMul_5 ((uint32_t)0x000C0000) #define RCC_PLLMul_6 ((uint32_t)0x00100000) #define RCC_PLLMul_7 ((uint32_t)0x00140000) #define RCC_PLLMul_8 ((uint32_t)0x00180000) #define RCC_PLLMul_9 ((uint32_t)0x001C0000) #define RCC_PLLMul_6_5 ((uint32_t)0x00340000) #define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || \ ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || \ ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || \ ((MUL) == RCC_PLLMul_6_5)) #endif /* STM32F10X_CL */ /** * @} */ /** @defgroup PREDIV1_division_factor * @{ */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) #define RCC_PREDIV1_Div1 ((uint32_t)0x00000000) #define RCC_PREDIV1_Div2 ((uint32_t)0x00000001) #define RCC_PREDIV1_Div3 ((uint32_t)0x00000002) #define RCC_PREDIV1_Div4 ((uint32_t)0x00000003) #define RCC_PREDIV1_Div5 ((uint32_t)0x00000004) #define RCC_PREDIV1_Div6 ((uint32_t)0x00000005) #define RCC_PREDIV1_Div7 ((uint32_t)0x00000006) #define RCC_PREDIV1_Div8 ((uint32_t)0x00000007) #define RCC_PREDIV1_Div9 ((uint32_t)0x00000008) #define RCC_PREDIV1_Div10 ((uint32_t)0x00000009) #define RCC_PREDIV1_Div11 ((uint32_t)0x0000000A) #define RCC_PREDIV1_Div12 ((uint32_t)0x0000000B) #define RCC_PREDIV1_Div13 ((uint32_t)0x0000000C) #define RCC_PREDIV1_Div14 ((uint32_t)0x0000000D) #define RCC_PREDIV1_Div15 ((uint32_t)0x0000000E) #define RCC_PREDIV1_Div16 ((uint32_t)0x0000000F) #define IS_RCC_PREDIV1(PREDIV1) (((PREDIV1) == RCC_PREDIV1_Div1) || ((PREDIV1) == RCC_PREDIV1_Div2) || \ ((PREDIV1) == RCC_PREDIV1_Div3) || ((PREDIV1) == RCC_PREDIV1_Div4) || \ ((PREDIV1) == RCC_PREDIV1_Div5) || ((PREDIV1) == RCC_PREDIV1_Div6) || \ ((PREDIV1) == RCC_PREDIV1_Div7) || ((PREDIV1) == RCC_PREDIV1_Div8) || \ ((PREDIV1) == RCC_PREDIV1_Div9) || ((PREDIV1) == RCC_PREDIV1_Div10) || \ ((PREDIV1) == RCC_PREDIV1_Div11) || ((PREDIV1) == RCC_PREDIV1_Div12) || \ ((PREDIV1) == RCC_PREDIV1_Div13) || ((PREDIV1) == RCC_PREDIV1_Div14) || \ ((PREDIV1) == RCC_PREDIV1_Div15) || ((PREDIV1) == RCC_PREDIV1_Div16)) #endif /** * @} */ /** @defgroup PREDIV1_clock_source * @{ */ #ifdef STM32F10X_CL /* PREDIV1 clock source (for STM32 connectivity line devices) */ #define RCC_PREDIV1_Source_HSE ((uint32_t)0x00000000) #define RCC_PREDIV1_Source_PLL2 ((uint32_t)0x00010000) #define IS_RCC_PREDIV1_SOURCE(SOURCE) (((SOURCE) == RCC_PREDIV1_Source_HSE) || \ ((SOURCE) == RCC_PREDIV1_Source_PLL2)) #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /* PREDIV1 clock source (for STM32 Value line devices) */ #define RCC_PREDIV1_Source_HSE ((uint32_t)0x00000000) #define IS_RCC_PREDIV1_SOURCE(SOURCE) (((SOURCE) == RCC_PREDIV1_Source_HSE)) #endif /** * @} */ #ifdef STM32F10X_CL /** @defgroup PREDIV2_division_factor * @{ */ #define RCC_PREDIV2_Div1 ((uint32_t)0x00000000) #define RCC_PREDIV2_Div2 ((uint32_t)0x00000010) #define RCC_PREDIV2_Div3 ((uint32_t)0x00000020) #define RCC_PREDIV2_Div4 ((uint32_t)0x00000030) #define RCC_PREDIV2_Div5 ((uint32_t)0x00000040) #define RCC_PREDIV2_Div6 ((uint32_t)0x00000050) #define RCC_PREDIV2_Div7 ((uint32_t)0x00000060) #define RCC_PREDIV2_Div8 ((uint32_t)0x00000070) #define RCC_PREDIV2_Div9 ((uint32_t)0x00000080) #define RCC_PREDIV2_Div10 ((uint32_t)0x00000090) #define RCC_PREDIV2_Div11 ((uint32_t)0x000000A0) #define RCC_PREDIV2_Div12 ((uint32_t)0x000000B0) #define RCC_PREDIV2_Div13 ((uint32_t)0x000000C0) #define RCC_PREDIV2_Div14 ((uint32_t)0x000000D0) #define RCC_PREDIV2_Div15 ((uint32_t)0x000000E0) #define RCC_PREDIV2_Div16 ((uint32_t)0x000000F0) #define IS_RCC_PREDIV2(PREDIV2) (((PREDIV2) == RCC_PREDIV2_Div1) || ((PREDIV2) == RCC_PREDIV2_Div2) || \ ((PREDIV2) == RCC_PREDIV2_Div3) || ((PREDIV2) == RCC_PREDIV2_Div4) || \ ((PREDIV2) == RCC_PREDIV2_Div5) || ((PREDIV2) == RCC_PREDIV2_Div6) || \ ((PREDIV2) == RCC_PREDIV2_Div7) || ((PREDIV2) == RCC_PREDIV2_Div8) || \ ((PREDIV2) == RCC_PREDIV2_Div9) || ((PREDIV2) == RCC_PREDIV2_Div10) || \ ((PREDIV2) == RCC_PREDIV2_Div11) || ((PREDIV2) == RCC_PREDIV2_Div12) || \ ((PREDIV2) == RCC_PREDIV2_Div13) || ((PREDIV2) == RCC_PREDIV2_Div14) || \ ((PREDIV2) == RCC_PREDIV2_Div15) || ((PREDIV2) == RCC_PREDIV2_Div16)) /** * @} */ /** @defgroup PLL2_multiplication_factor * @{ */ #define RCC_PLL2Mul_8 ((uint32_t)0x00000600) #define RCC_PLL2Mul_9 ((uint32_t)0x00000700) #define RCC_PLL2Mul_10 ((uint32_t)0x00000800) #define RCC_PLL2Mul_11 ((uint32_t)0x00000900) #define RCC_PLL2Mul_12 ((uint32_t)0x00000A00) #define RCC_PLL2Mul_13 ((uint32_t)0x00000B00) #define RCC_PLL2Mul_14 ((uint32_t)0x00000C00) #define RCC_PLL2Mul_16 ((uint32_t)0x00000E00) #define RCC_PLL2Mul_20 ((uint32_t)0x00000F00) #define IS_RCC_PLL2_MUL(MUL) (((MUL) == RCC_PLL2Mul_8) || ((MUL) == RCC_PLL2Mul_9) || \ ((MUL) == RCC_PLL2Mul_10) || ((MUL) == RCC_PLL2Mul_11) || \ ((MUL) == RCC_PLL2Mul_12) || ((MUL) == RCC_PLL2Mul_13) || \ ((MUL) == RCC_PLL2Mul_14) || ((MUL) == RCC_PLL2Mul_16) || \ ((MUL) == RCC_PLL2Mul_20)) /** * @} */ /** @defgroup PLL3_multiplication_factor * @{ */ #define RCC_PLL3Mul_8 ((uint32_t)0x00006000) #define RCC_PLL3Mul_9 ((uint32_t)0x00007000) #define RCC_PLL3Mul_10 ((uint32_t)0x00008000) #define RCC_PLL3Mul_11 ((uint32_t)0x00009000) #define RCC_PLL3Mul_12 ((uint32_t)0x0000A000) #define RCC_PLL3Mul_13 ((uint32_t)0x0000B000) #define RCC_PLL3Mul_14 ((uint32_t)0x0000C000) #define RCC_PLL3Mul_16 ((uint32_t)0x0000E000) #define RCC_PLL3Mul_20 ((uint32_t)0x0000F000) #define IS_RCC_PLL3_MUL(MUL) (((MUL) == RCC_PLL3Mul_8) || ((MUL) == RCC_PLL3Mul_9) || \ ((MUL) == RCC_PLL3Mul_10) || ((MUL) == RCC_PLL3Mul_11) || \ ((MUL) == RCC_PLL3Mul_12) || ((MUL) == RCC_PLL3Mul_13) || \ ((MUL) == RCC_PLL3Mul_14) || ((MUL) == RCC_PLL3Mul_16) || \ ((MUL) == RCC_PLL3Mul_20)) /** * @} */ #endif /* STM32F10X_CL */ /** @defgroup System_clock_source * @{ */ #define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000) #define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001) #define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002) #define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \ ((SOURCE) == RCC_SYSCLKSource_HSE) || \ ((SOURCE) == RCC_SYSCLKSource_PLLCLK)) /** * @} */ /** @defgroup AHB_clock_source * @{ */ #define RCC_SYSCLK_Div1 ((uint32_t)0x00000000) #define RCC_SYSCLK_Div2 ((uint32_t)0x00000080) #define RCC_SYSCLK_Div4 ((uint32_t)0x00000090) #define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0) #define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0) #define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0) #define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0) #define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0) #define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0) #define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \ ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \ ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \ ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \ ((HCLK) == RCC_SYSCLK_Div512)) /** * @} */ /** @defgroup APB1_APB2_clock_source * @{ */ #define RCC_HCLK_Div1 ((uint32_t)0x00000000) #define RCC_HCLK_Div2 ((uint32_t)0x00000400) #define RCC_HCLK_Div4 ((uint32_t)0x00000500) #define RCC_HCLK_Div8 ((uint32_t)0x00000600) #define RCC_HCLK_Div16 ((uint32_t)0x00000700) #define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \ ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \ ((PCLK) == RCC_HCLK_Div16)) /** * @} */ /** @defgroup RCC_Interrupt_source * @{ */ #define RCC_IT_LSIRDY ((uint8_t)0x01) #define RCC_IT_LSERDY ((uint8_t)0x02) #define RCC_IT_HSIRDY ((uint8_t)0x04) #define RCC_IT_HSERDY ((uint8_t)0x08) #define RCC_IT_PLLRDY ((uint8_t)0x10) #define RCC_IT_CSS ((uint8_t)0x80) #ifndef STM32F10X_CL #define IS_RCC_IT(IT) ((((IT) & (uint8_t)0xE0) == 0x00) && ((IT) != 0x00)) #define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \ ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \ ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS)) #define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x60) == 0x00) && ((IT) != 0x00)) #else #define RCC_IT_PLL2RDY ((uint8_t)0x20) #define RCC_IT_PLL3RDY ((uint8_t)0x40) #define IS_RCC_IT(IT) ((((IT) & (uint8_t)0x80) == 0x00) && ((IT) != 0x00)) #define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \ ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \ ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \ ((IT) == RCC_IT_PLL2RDY) || ((IT) == RCC_IT_PLL3RDY)) #define IS_RCC_CLEAR_IT(IT) ((IT) != 0x00) #endif /* STM32F10X_CL */ /** * @} */ #ifndef STM32F10X_CL /** @defgroup USB_Device_clock_source * @{ */ #define RCC_USBCLKSource_PLLCLK_1Div5 ((uint8_t)0x00) #define RCC_USBCLKSource_PLLCLK_Div1 ((uint8_t)0x01) #define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || \ ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1)) /** * @} */ #else /** @defgroup USB_OTG_FS_clock_source * @{ */ #define RCC_OTGFSCLKSource_PLLVCO_Div3 ((uint8_t)0x00) #define RCC_OTGFSCLKSource_PLLVCO_Div2 ((uint8_t)0x01) #define IS_RCC_OTGFSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_OTGFSCLKSource_PLLVCO_Div3) || \ ((SOURCE) == RCC_OTGFSCLKSource_PLLVCO_Div2)) /** * @} */ #endif /* STM32F10X_CL */ #ifdef STM32F10X_CL /** @defgroup I2S2_clock_source * @{ */ #define RCC_I2S2CLKSource_SYSCLK ((uint8_t)0x00) #define RCC_I2S2CLKSource_PLL3_VCO ((uint8_t)0x01) #define IS_RCC_I2S2CLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_SYSCLK) || \ ((SOURCE) == RCC_I2S2CLKSource_PLL3_VCO)) /** * @} */ /** @defgroup I2S3_clock_source * @{ */ #define RCC_I2S3CLKSource_SYSCLK ((uint8_t)0x00) #define RCC_I2S3CLKSource_PLL3_VCO ((uint8_t)0x01) #define IS_RCC_I2S3CLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S3CLKSource_SYSCLK) || \ ((SOURCE) == RCC_I2S3CLKSource_PLL3_VCO)) /** * @} */ #endif /* STM32F10X_CL */ /** @defgroup ADC_clock_source * @{ */ #define RCC_PCLK2_Div2 ((uint32_t)0x00000000) #define RCC_PCLK2_Div4 ((uint32_t)0x00004000) #define RCC_PCLK2_Div6 ((uint32_t)0x00008000) #define RCC_PCLK2_Div8 ((uint32_t)0x0000C000) #define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || \ ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8)) /** * @} */ /** @defgroup LSE_configuration * @{ */ #define RCC_LSE_OFF ((uint8_t)0x00) #define RCC_LSE_ON ((uint8_t)0x01) #define RCC_LSE_Bypass ((uint8_t)0x04) #define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \ ((LSE) == RCC_LSE_Bypass)) /** * @} */ /** @defgroup RTC_clock_source * @{ */ #define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100) #define RCC_RTCCLKSource_LSI ((uint32_t)0x00000200) #define RCC_RTCCLKSource_HSE_Div128 ((uint32_t)0x00000300) #define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \ ((SOURCE) == RCC_RTCCLKSource_LSI) || \ ((SOURCE) == RCC_RTCCLKSource_HSE_Div128)) /** * @} */ /** @defgroup AHB_peripheral * @{ */ #define RCC_AHBPeriph_DMA1 ((uint32_t)0x00000001) #define RCC_AHBPeriph_DMA2 ((uint32_t)0x00000002) #define RCC_AHBPeriph_SRAM ((uint32_t)0x00000004) #define RCC_AHBPeriph_FLITF ((uint32_t)0x00000010) #define RCC_AHBPeriph_CRC ((uint32_t)0x00000040) #ifndef STM32F10X_CL #define RCC_AHBPeriph_FSMC ((uint32_t)0x00000100) #define RCC_AHBPeriph_SDIO ((uint32_t)0x00000400) #define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00)) #else #define RCC_AHBPeriph_OTG_FS ((uint32_t)0x00001000) #define RCC_AHBPeriph_ETH_MAC ((uint32_t)0x00004000) #define RCC_AHBPeriph_ETH_MAC_Tx ((uint32_t)0x00008000) #define RCC_AHBPeriph_ETH_MAC_Rx ((uint32_t)0x00010000) #define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFE2FA8) == 0x00) && ((PERIPH) != 0x00)) #define IS_RCC_AHB_PERIPH_RESET(PERIPH) ((((PERIPH) & 0xFFFFAFFF) == 0x00) && ((PERIPH) != 0x00)) #endif /* STM32F10X_CL */ /** * @} */ /** @defgroup APB2_peripheral * @{ */ #define RCC_APB2Periph_AFIO ((uint32_t)0x00000001) #define RCC_APB2Periph_GPIOA ((uint32_t)0x00000004) #define RCC_APB2Periph_GPIOB ((uint32_t)0x00000008) #define RCC_APB2Periph_GPIOC ((uint32_t)0x00000010) #define RCC_APB2Periph_GPIOD ((uint32_t)0x00000020) #define RCC_APB2Periph_GPIOE ((uint32_t)0x00000040) #define RCC_APB2Periph_GPIOF ((uint32_t)0x00000080) #define RCC_APB2Periph_GPIOG ((uint32_t)0x00000100) #define RCC_APB2Periph_ADC1 ((uint32_t)0x00000200) #define RCC_APB2Periph_ADC2 ((uint32_t)0x00000400) #define RCC_APB2Periph_TIM1 ((uint32_t)0x00000800) #define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000) #define RCC_APB2Periph_TIM8 ((uint32_t)0x00002000) #define RCC_APB2Periph_USART1 ((uint32_t)0x00004000) #define RCC_APB2Periph_ADC3 ((uint32_t)0x00008000) #define RCC_APB2Periph_TIM15 ((uint32_t)0x00010000) #define RCC_APB2Periph_TIM16 ((uint32_t)0x00020000) #define RCC_APB2Periph_TIM17 ((uint32_t)0x00040000) #define RCC_APB2Periph_TIM9 ((uint32_t)0x00080000) #define RCC_APB2Periph_TIM10 ((uint32_t)0x00100000) #define RCC_APB2Periph_TIM11 ((uint32_t)0x00200000) #define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFC00002) == 0x00) && ((PERIPH) != 0x00)) /** * @} */ /** @defgroup APB1_peripheral * @{ */ #define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001) #define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002) #define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004) #define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008) #define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010) #define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020) #define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040) #define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080) #define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100) #define RCC_APB1Periph_WWDG ((uint32_t)0x00000800) #define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000) #define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000) #define RCC_APB1Periph_USART2 ((uint32_t)0x00020000) #define RCC_APB1Periph_USART3 ((uint32_t)0x00040000) #define RCC_APB1Periph_UART4 ((uint32_t)0x00080000) #define RCC_APB1Periph_UART5 ((uint32_t)0x00100000) #define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000) #define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000) #define RCC_APB1Periph_USB ((uint32_t)0x00800000) #define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000) #define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000) #define RCC_APB1Periph_BKP ((uint32_t)0x08000000) #define RCC_APB1Periph_PWR ((uint32_t)0x10000000) #define RCC_APB1Periph_DAC ((uint32_t)0x20000000) #define RCC_APB1Periph_CEC ((uint32_t)0x40000000) #define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x81013600) == 0x00) && ((PERIPH) != 0x00)) /** * @} */ /** @defgroup Clock_source_to_output_on_MCO_pin * @{ */ #define RCC_MCO_NoClock ((uint8_t)0x00) #define RCC_MCO_SYSCLK ((uint8_t)0x04) #define RCC_MCO_HSI ((uint8_t)0x05) #define RCC_MCO_HSE ((uint8_t)0x06) #define RCC_MCO_PLLCLK_Div2 ((uint8_t)0x07) #ifndef STM32F10X_CL #define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \ ((MCO) == RCC_MCO_SYSCLK) || ((MCO) == RCC_MCO_HSE) || \ ((MCO) == RCC_MCO_PLLCLK_Div2)) #else #define RCC_MCO_PLL2CLK ((uint8_t)0x08) #define RCC_MCO_PLL3CLK_Div2 ((uint8_t)0x09) #define RCC_MCO_XT1 ((uint8_t)0x0A) #define RCC_MCO_PLL3CLK ((uint8_t)0x0B) #define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \ ((MCO) == RCC_MCO_SYSCLK) || ((MCO) == RCC_MCO_HSE) || \ ((MCO) == RCC_MCO_PLLCLK_Div2) || ((MCO) == RCC_MCO_PLL2CLK) || \ ((MCO) == RCC_MCO_PLL3CLK_Div2) || ((MCO) == RCC_MCO_XT1) || \ ((MCO) == RCC_MCO_PLL3CLK)) #endif /* STM32F10X_CL */ /** * @} */ /** @defgroup RCC_Flag * @{ */ #define RCC_FLAG_HSIRDY ((uint8_t)0x21) #define RCC_FLAG_HSERDY ((uint8_t)0x31) #define RCC_FLAG_PLLRDY ((uint8_t)0x39) #define RCC_FLAG_LSERDY ((uint8_t)0x41) #define RCC_FLAG_LSIRDY ((uint8_t)0x61) #define RCC_FLAG_PINRST ((uint8_t)0x7A) #define RCC_FLAG_PORRST ((uint8_t)0x7B) #define RCC_FLAG_SFTRST ((uint8_t)0x7C) #define RCC_FLAG_IWDGRST ((uint8_t)0x7D) #define RCC_FLAG_WWDGRST ((uint8_t)0x7E) #define RCC_FLAG_LPWRRST ((uint8_t)0x7F) #ifndef STM32F10X_CL #define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \ ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \ ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \ ((FLAG) == RCC_FLAG_LPWRRST)) #else #define RCC_FLAG_PLL2RDY ((uint8_t)0x3B) #define RCC_FLAG_PLL3RDY ((uint8_t)0x3D) #define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ ((FLAG) == RCC_FLAG_PLL2RDY) || ((FLAG) == RCC_FLAG_PLL3RDY) || \ ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \ ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \ ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \ ((FLAG) == RCC_FLAG_LPWRRST)) #endif /* STM32F10X_CL */ #define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F) /** * @} */ /** * @} */ /** @defgroup RCC_Exported_Macros * @{ */ /** * @} */ /** @defgroup RCC_Exported_Functions * @{ */ void RCC_DeInit(void); void RCC_HSEConfig(uint32_t RCC_HSE); ErrorStatus RCC_WaitForHSEStartUp(void); void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue); void RCC_HSICmd(FunctionalState NewState); void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul); void RCC_PLLCmd(FunctionalState NewState); #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div); #endif #ifdef STM32F10X_CL void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div); void RCC_PLL2Config(uint32_t RCC_PLL2Mul); void RCC_PLL2Cmd(FunctionalState NewState); void RCC_PLL3Config(uint32_t RCC_PLL3Mul); void RCC_PLL3Cmd(FunctionalState NewState); #endif /* STM32F10X_CL */ void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource); uint8_t RCC_GetSYSCLKSource(void); void RCC_HCLKConfig(uint32_t RCC_SYSCLK); void RCC_PCLK1Config(uint32_t RCC_HCLK); void RCC_PCLK2Config(uint32_t RCC_HCLK); void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState); #ifndef STM32F10X_CL void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource); #else void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource); #endif /* STM32F10X_CL */ void RCC_ADCCLKConfig(uint32_t RCC_PCLK2); #ifdef STM32F10X_CL void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource); void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource); #endif /* STM32F10X_CL */ void RCC_LSEConfig(uint8_t RCC_LSE); void RCC_LSICmd(FunctionalState NewState); void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource); void RCC_RTCCLKCmd(FunctionalState NewState); void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks); void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState); void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); #ifdef STM32F10X_CL void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState); #endif /* STM32F10X_CL */ void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); void RCC_BackupResetCmd(FunctionalState NewState); void RCC_ClockSecuritySystemCmd(FunctionalState NewState); void RCC_MCOConfig(uint8_t RCC_MCO); FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG); void RCC_ClearFlag(void); ITStatus RCC_GetITStatus(uint8_t RCC_IT); void RCC_ClearITPendingBit(uint8_t RCC_IT); #ifdef __cplusplus } #endif #endif /* __STM32F10x_RCC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_rtc.h ================================================ /** ****************************************************************************** * @file stm32f10x_rtc.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the RTC firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_RTC_H #define __STM32F10x_RTC_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup RTC * @{ */ /** @defgroup RTC_Exported_Types * @{ */ /** * @} */ /** @defgroup RTC_Exported_Constants * @{ */ /** @defgroup RTC_interrupts_define * @{ */ #define RTC_IT_OW ((uint16_t)0x0004) /*!< Overflow interrupt */ #define RTC_IT_ALR ((uint16_t)0x0002) /*!< Alarm interrupt */ #define RTC_IT_SEC ((uint16_t)0x0001) /*!< Second interrupt */ #define IS_RTC_IT(IT) ((((IT) & (uint16_t)0xFFF8) == 0x00) && ((IT) != 0x00)) #define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_OW) || ((IT) == RTC_IT_ALR) || \ ((IT) == RTC_IT_SEC)) /** * @} */ /** @defgroup RTC_interrupts_flags * @{ */ #define RTC_FLAG_RTOFF ((uint16_t)0x0020) /*!< RTC Operation OFF flag */ #define RTC_FLAG_RSF ((uint16_t)0x0008) /*!< Registers Synchronized flag */ #define RTC_FLAG_OW ((uint16_t)0x0004) /*!< Overflow flag */ #define RTC_FLAG_ALR ((uint16_t)0x0002) /*!< Alarm flag */ #define RTC_FLAG_SEC ((uint16_t)0x0001) /*!< Second flag */ #define IS_RTC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFFF0) == 0x00) && ((FLAG) != 0x00)) #define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_RTOFF) || ((FLAG) == RTC_FLAG_RSF) || \ ((FLAG) == RTC_FLAG_OW) || ((FLAG) == RTC_FLAG_ALR) || \ ((FLAG) == RTC_FLAG_SEC)) #define IS_RTC_PRESCALER(PRESCALER) ((PRESCALER) <= 0xFFFFF) /** * @} */ /** * @} */ /** @defgroup RTC_Exported_Macros * @{ */ /** * @} */ /** @defgroup RTC_Exported_Functions * @{ */ void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState); void RTC_EnterConfigMode(void); void RTC_ExitConfigMode(void); uint32_t RTC_GetCounter(void); void RTC_SetCounter(uint32_t CounterValue); void RTC_SetPrescaler(uint32_t PrescalerValue); void RTC_SetAlarm(uint32_t AlarmValue); uint32_t RTC_GetDivider(void); void RTC_WaitForLastTask(void); void RTC_WaitForSynchro(void); FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG); void RTC_ClearFlag(uint16_t RTC_FLAG); ITStatus RTC_GetITStatus(uint16_t RTC_IT); void RTC_ClearITPendingBit(uint16_t RTC_IT); #ifdef __cplusplus } #endif #endif /* __STM32F10x_RTC_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_sdio.h ================================================ /** ****************************************************************************** * @file stm32f10x_sdio.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the SDIO firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_SDIO_H #define __STM32F10x_SDIO_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup SDIO * @{ */ /** @defgroup SDIO_Exported_Types * @{ */ typedef struct { uint32_t SDIO_ClockEdge; /*!< Specifies the clock transition on which the bit capture is made. This parameter can be a value of @ref SDIO_Clock_Edge */ uint32_t SDIO_ClockBypass; /*!< Specifies whether the SDIO Clock divider bypass is enabled or disabled. This parameter can be a value of @ref SDIO_Clock_Bypass */ uint32_t SDIO_ClockPowerSave; /*!< Specifies whether SDIO Clock output is enabled or disabled when the bus is idle. This parameter can be a value of @ref SDIO_Clock_Power_Save */ uint32_t SDIO_BusWide; /*!< Specifies the SDIO bus width. This parameter can be a value of @ref SDIO_Bus_Wide */ uint32_t SDIO_HardwareFlowControl; /*!< Specifies whether the SDIO hardware flow control is enabled or disabled. This parameter can be a value of @ref SDIO_Hardware_Flow_Control */ uint8_t SDIO_ClockDiv; /*!< Specifies the clock frequency of the SDIO controller. This parameter can be a value between 0x00 and 0xFF. */ } SDIO_InitTypeDef; typedef struct { uint32_t SDIO_Argument; /*!< Specifies the SDIO command argument which is sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing the command to the command register */ uint32_t SDIO_CmdIndex; /*!< Specifies the SDIO command index. It must be lower than 0x40. */ uint32_t SDIO_Response; /*!< Specifies the SDIO response type. This parameter can be a value of @ref SDIO_Response_Type */ uint32_t SDIO_Wait; /*!< Specifies whether SDIO wait-for-interrupt request is enabled or disabled. This parameter can be a value of @ref SDIO_Wait_Interrupt_State */ uint32_t SDIO_CPSM; /*!< Specifies whether SDIO Command path state machine (CPSM) is enabled or disabled. This parameter can be a value of @ref SDIO_CPSM_State */ } SDIO_CmdInitTypeDef; typedef struct { uint32_t SDIO_DataTimeOut; /*!< Specifies the data timeout period in card bus clock periods. */ uint32_t SDIO_DataLength; /*!< Specifies the number of data bytes to be transferred. */ uint32_t SDIO_DataBlockSize; /*!< Specifies the data block size for block transfer. This parameter can be a value of @ref SDIO_Data_Block_Size */ uint32_t SDIO_TransferDir; /*!< Specifies the data transfer direction, whether the transfer is a read or write. This parameter can be a value of @ref SDIO_Transfer_Direction */ uint32_t SDIO_TransferMode; /*!< Specifies whether data transfer is in stream or block mode. This parameter can be a value of @ref SDIO_Transfer_Type */ uint32_t SDIO_DPSM; /*!< Specifies whether SDIO Data path state machine (DPSM) is enabled or disabled. This parameter can be a value of @ref SDIO_DPSM_State */ } SDIO_DataInitTypeDef; /** * @} */ /** @defgroup SDIO_Exported_Constants * @{ */ /** @defgroup SDIO_Clock_Edge * @{ */ #define SDIO_ClockEdge_Rising ((uint32_t)0x00000000) #define SDIO_ClockEdge_Falling ((uint32_t)0x00002000) #define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) || \ ((EDGE) == SDIO_ClockEdge_Falling)) /** * @} */ /** @defgroup SDIO_Clock_Bypass * @{ */ #define SDIO_ClockBypass_Disable ((uint32_t)0x00000000) #define SDIO_ClockBypass_Enable ((uint32_t)0x00000400) #define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) || \ ((BYPASS) == SDIO_ClockBypass_Enable)) /** * @} */ /** @defgroup SDIO_Clock_Power_Save * @{ */ #define SDIO_ClockPowerSave_Disable ((uint32_t)0x00000000) #define SDIO_ClockPowerSave_Enable ((uint32_t)0x00000200) #define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) || \ ((SAVE) == SDIO_ClockPowerSave_Enable)) /** * @} */ /** @defgroup SDIO_Bus_Wide * @{ */ #define SDIO_BusWide_1b ((uint32_t)0x00000000) #define SDIO_BusWide_4b ((uint32_t)0x00000800) #define SDIO_BusWide_8b ((uint32_t)0x00001000) #define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) || \ ((WIDE) == SDIO_BusWide_8b)) /** * @} */ /** @defgroup SDIO_Hardware_Flow_Control * @{ */ #define SDIO_HardwareFlowControl_Disable ((uint32_t)0x00000000) #define SDIO_HardwareFlowControl_Enable ((uint32_t)0x00004000) #define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || \ ((CONTROL) == SDIO_HardwareFlowControl_Enable)) /** * @} */ /** @defgroup SDIO_Power_State * @{ */ #define SDIO_PowerState_OFF ((uint32_t)0x00000000) #define SDIO_PowerState_ON ((uint32_t)0x00000003) #define IS_SDIO_POWER_STATE(STATE) (((STATE) == SDIO_PowerState_OFF) || ((STATE) == SDIO_PowerState_ON)) /** * @} */ /** @defgroup SDIO_Interrupt_sources * @{ */ #define SDIO_IT_CCRCFAIL ((uint32_t)0x00000001) #define SDIO_IT_DCRCFAIL ((uint32_t)0x00000002) #define SDIO_IT_CTIMEOUT ((uint32_t)0x00000004) #define SDIO_IT_DTIMEOUT ((uint32_t)0x00000008) #define SDIO_IT_TXUNDERR ((uint32_t)0x00000010) #define SDIO_IT_RXOVERR ((uint32_t)0x00000020) #define SDIO_IT_CMDREND ((uint32_t)0x00000040) #define SDIO_IT_CMDSENT ((uint32_t)0x00000080) #define SDIO_IT_DATAEND ((uint32_t)0x00000100) #define SDIO_IT_STBITERR ((uint32_t)0x00000200) #define SDIO_IT_DBCKEND ((uint32_t)0x00000400) #define SDIO_IT_CMDACT ((uint32_t)0x00000800) #define SDIO_IT_TXACT ((uint32_t)0x00001000) #define SDIO_IT_RXACT ((uint32_t)0x00002000) #define SDIO_IT_TXFIFOHE ((uint32_t)0x00004000) #define SDIO_IT_RXFIFOHF ((uint32_t)0x00008000) #define SDIO_IT_TXFIFOF ((uint32_t)0x00010000) #define SDIO_IT_RXFIFOF ((uint32_t)0x00020000) #define SDIO_IT_TXFIFOE ((uint32_t)0x00040000) #define SDIO_IT_RXFIFOE ((uint32_t)0x00080000) #define SDIO_IT_TXDAVL ((uint32_t)0x00100000) #define SDIO_IT_RXDAVL ((uint32_t)0x00200000) #define SDIO_IT_SDIOIT ((uint32_t)0x00400000) #define SDIO_IT_CEATAEND ((uint32_t)0x00800000) #define IS_SDIO_IT(IT) ((((IT) & (uint32_t)0xFF000000) == 0x00) && ((IT) != (uint32_t)0x00)) /** * @} */ /** @defgroup SDIO_Command_Index * @{ */ #define IS_SDIO_CMD_INDEX(INDEX) ((INDEX) < 0x40) /** * @} */ /** @defgroup SDIO_Response_Type * @{ */ #define SDIO_Response_No ((uint32_t)0x00000000) #define SDIO_Response_Short ((uint32_t)0x00000040) #define SDIO_Response_Long ((uint32_t)0x000000C0) #define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) || \ ((RESPONSE) == SDIO_Response_Short) || \ ((RESPONSE) == SDIO_Response_Long)) /** * @} */ /** @defgroup SDIO_Wait_Interrupt_State * @{ */ #define SDIO_Wait_No ((uint32_t)0x00000000) /*!< SDIO No Wait, TimeOut is enabled */ #define SDIO_Wait_IT ((uint32_t)0x00000100) /*!< SDIO Wait Interrupt Request */ #define SDIO_Wait_Pend ((uint32_t)0x00000200) /*!< SDIO Wait End of transfer */ #define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) || \ ((WAIT) == SDIO_Wait_Pend)) /** * @} */ /** @defgroup SDIO_CPSM_State * @{ */ #define SDIO_CPSM_Disable ((uint32_t)0x00000000) #define SDIO_CPSM_Enable ((uint32_t)0x00000400) #define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_Enable) || ((CPSM) == SDIO_CPSM_Disable)) /** * @} */ /** @defgroup SDIO_Response_Registers * @{ */ #define SDIO_RESP1 ((uint32_t)0x00000000) #define SDIO_RESP2 ((uint32_t)0x00000004) #define SDIO_RESP3 ((uint32_t)0x00000008) #define SDIO_RESP4 ((uint32_t)0x0000000C) #define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || \ ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4)) /** * @} */ /** @defgroup SDIO_Data_Length * @{ */ #define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF) /** * @} */ /** @defgroup SDIO_Data_Block_Size * @{ */ #define SDIO_DataBlockSize_1b ((uint32_t)0x00000000) #define SDIO_DataBlockSize_2b ((uint32_t)0x00000010) #define SDIO_DataBlockSize_4b ((uint32_t)0x00000020) #define SDIO_DataBlockSize_8b ((uint32_t)0x00000030) #define SDIO_DataBlockSize_16b ((uint32_t)0x00000040) #define SDIO_DataBlockSize_32b ((uint32_t)0x00000050) #define SDIO_DataBlockSize_64b ((uint32_t)0x00000060) #define SDIO_DataBlockSize_128b ((uint32_t)0x00000070) #define SDIO_DataBlockSize_256b ((uint32_t)0x00000080) #define SDIO_DataBlockSize_512b ((uint32_t)0x00000090) #define SDIO_DataBlockSize_1024b ((uint32_t)0x000000A0) #define SDIO_DataBlockSize_2048b ((uint32_t)0x000000B0) #define SDIO_DataBlockSize_4096b ((uint32_t)0x000000C0) #define SDIO_DataBlockSize_8192b ((uint32_t)0x000000D0) #define SDIO_DataBlockSize_16384b ((uint32_t)0x000000E0) #define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) || \ ((SIZE) == SDIO_DataBlockSize_2b) || \ ((SIZE) == SDIO_DataBlockSize_4b) || \ ((SIZE) == SDIO_DataBlockSize_8b) || \ ((SIZE) == SDIO_DataBlockSize_16b) || \ ((SIZE) == SDIO_DataBlockSize_32b) || \ ((SIZE) == SDIO_DataBlockSize_64b) || \ ((SIZE) == SDIO_DataBlockSize_128b) || \ ((SIZE) == SDIO_DataBlockSize_256b) || \ ((SIZE) == SDIO_DataBlockSize_512b) || \ ((SIZE) == SDIO_DataBlockSize_1024b) || \ ((SIZE) == SDIO_DataBlockSize_2048b) || \ ((SIZE) == SDIO_DataBlockSize_4096b) || \ ((SIZE) == SDIO_DataBlockSize_8192b) || \ ((SIZE) == SDIO_DataBlockSize_16384b)) /** * @} */ /** @defgroup SDIO_Transfer_Direction * @{ */ #define SDIO_TransferDir_ToCard ((uint32_t)0x00000000) #define SDIO_TransferDir_ToSDIO ((uint32_t)0x00000002) #define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) || \ ((DIR) == SDIO_TransferDir_ToSDIO)) /** * @} */ /** @defgroup SDIO_Transfer_Type * @{ */ #define SDIO_TransferMode_Block ((uint32_t)0x00000000) #define SDIO_TransferMode_Stream ((uint32_t)0x00000004) #define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) || \ ((MODE) == SDIO_TransferMode_Block)) /** * @} */ /** @defgroup SDIO_DPSM_State * @{ */ #define SDIO_DPSM_Disable ((uint32_t)0x00000000) #define SDIO_DPSM_Enable ((uint32_t)0x00000001) #define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_Enable) || ((DPSM) == SDIO_DPSM_Disable)) /** * @} */ /** @defgroup SDIO_Flags * @{ */ #define SDIO_FLAG_CCRCFAIL ((uint32_t)0x00000001) #define SDIO_FLAG_DCRCFAIL ((uint32_t)0x00000002) #define SDIO_FLAG_CTIMEOUT ((uint32_t)0x00000004) #define SDIO_FLAG_DTIMEOUT ((uint32_t)0x00000008) #define SDIO_FLAG_TXUNDERR ((uint32_t)0x00000010) #define SDIO_FLAG_RXOVERR ((uint32_t)0x00000020) #define SDIO_FLAG_CMDREND ((uint32_t)0x00000040) #define SDIO_FLAG_CMDSENT ((uint32_t)0x00000080) #define SDIO_FLAG_DATAEND ((uint32_t)0x00000100) #define SDIO_FLAG_STBITERR ((uint32_t)0x00000200) #define SDIO_FLAG_DBCKEND ((uint32_t)0x00000400) #define SDIO_FLAG_CMDACT ((uint32_t)0x00000800) #define SDIO_FLAG_TXACT ((uint32_t)0x00001000) #define SDIO_FLAG_RXACT ((uint32_t)0x00002000) #define SDIO_FLAG_TXFIFOHE ((uint32_t)0x00004000) #define SDIO_FLAG_RXFIFOHF ((uint32_t)0x00008000) #define SDIO_FLAG_TXFIFOF ((uint32_t)0x00010000) #define SDIO_FLAG_RXFIFOF ((uint32_t)0x00020000) #define SDIO_FLAG_TXFIFOE ((uint32_t)0x00040000) #define SDIO_FLAG_RXFIFOE ((uint32_t)0x00080000) #define SDIO_FLAG_TXDAVL ((uint32_t)0x00100000) #define SDIO_FLAG_RXDAVL ((uint32_t)0x00200000) #define SDIO_FLAG_SDIOIT ((uint32_t)0x00400000) #define SDIO_FLAG_CEATAEND ((uint32_t)0x00800000) #define IS_SDIO_FLAG(FLAG) (((FLAG) == SDIO_FLAG_CCRCFAIL) || \ ((FLAG) == SDIO_FLAG_DCRCFAIL) || \ ((FLAG) == SDIO_FLAG_CTIMEOUT) || \ ((FLAG) == SDIO_FLAG_DTIMEOUT) || \ ((FLAG) == SDIO_FLAG_TXUNDERR) || \ ((FLAG) == SDIO_FLAG_RXOVERR) || \ ((FLAG) == SDIO_FLAG_CMDREND) || \ ((FLAG) == SDIO_FLAG_CMDSENT) || \ ((FLAG) == SDIO_FLAG_DATAEND) || \ ((FLAG) == SDIO_FLAG_STBITERR) || \ ((FLAG) == SDIO_FLAG_DBCKEND) || \ ((FLAG) == SDIO_FLAG_CMDACT) || \ ((FLAG) == SDIO_FLAG_TXACT) || \ ((FLAG) == SDIO_FLAG_RXACT) || \ ((FLAG) == SDIO_FLAG_TXFIFOHE) || \ ((FLAG) == SDIO_FLAG_RXFIFOHF) || \ ((FLAG) == SDIO_FLAG_TXFIFOF) || \ ((FLAG) == SDIO_FLAG_RXFIFOF) || \ ((FLAG) == SDIO_FLAG_TXFIFOE) || \ ((FLAG) == SDIO_FLAG_RXFIFOE) || \ ((FLAG) == SDIO_FLAG_TXDAVL) || \ ((FLAG) == SDIO_FLAG_RXDAVL) || \ ((FLAG) == SDIO_FLAG_SDIOIT) || \ ((FLAG) == SDIO_FLAG_CEATAEND)) #define IS_SDIO_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFF3FF800) == 0x00) && ((FLAG) != (uint32_t)0x00)) #define IS_SDIO_GET_IT(IT) (((IT) == SDIO_IT_CCRCFAIL) || \ ((IT) == SDIO_IT_DCRCFAIL) || \ ((IT) == SDIO_IT_CTIMEOUT) || \ ((IT) == SDIO_IT_DTIMEOUT) || \ ((IT) == SDIO_IT_TXUNDERR) || \ ((IT) == SDIO_IT_RXOVERR) || \ ((IT) == SDIO_IT_CMDREND) || \ ((IT) == SDIO_IT_CMDSENT) || \ ((IT) == SDIO_IT_DATAEND) || \ ((IT) == SDIO_IT_STBITERR) || \ ((IT) == SDIO_IT_DBCKEND) || \ ((IT) == SDIO_IT_CMDACT) || \ ((IT) == SDIO_IT_TXACT) || \ ((IT) == SDIO_IT_RXACT) || \ ((IT) == SDIO_IT_TXFIFOHE) || \ ((IT) == SDIO_IT_RXFIFOHF) || \ ((IT) == SDIO_IT_TXFIFOF) || \ ((IT) == SDIO_IT_RXFIFOF) || \ ((IT) == SDIO_IT_TXFIFOE) || \ ((IT) == SDIO_IT_RXFIFOE) || \ ((IT) == SDIO_IT_TXDAVL) || \ ((IT) == SDIO_IT_RXDAVL) || \ ((IT) == SDIO_IT_SDIOIT) || \ ((IT) == SDIO_IT_CEATAEND)) #define IS_SDIO_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFF3FF800) == 0x00) && ((IT) != (uint32_t)0x00)) /** * @} */ /** @defgroup SDIO_Read_Wait_Mode * @{ */ #define SDIO_ReadWaitMode_CLK ((uint32_t)0x00000001) #define SDIO_ReadWaitMode_DATA2 ((uint32_t)0x00000000) #define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) || \ ((MODE) == SDIO_ReadWaitMode_DATA2)) /** * @} */ /** * @} */ /** @defgroup SDIO_Exported_Macros * @{ */ /** * @} */ /** @defgroup SDIO_Exported_Functions * @{ */ void SDIO_DeInit(void); void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct); void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct); void SDIO_ClockCmd(FunctionalState NewState); void SDIO_SetPowerState(uint32_t SDIO_PowerState); uint32_t SDIO_GetPowerState(void); void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState); void SDIO_DMACmd(FunctionalState NewState); void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct); void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct); uint8_t SDIO_GetCommandResponse(void); uint32_t SDIO_GetResponse(uint32_t SDIO_RESP); void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct); void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct); uint32_t SDIO_GetDataCounter(void); uint32_t SDIO_ReadData(void); void SDIO_WriteData(uint32_t Data); uint32_t SDIO_GetFIFOCount(void); void SDIO_StartSDIOReadWait(FunctionalState NewState); void SDIO_StopSDIOReadWait(FunctionalState NewState); void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode); void SDIO_SetSDIOOperation(FunctionalState NewState); void SDIO_SendSDIOSuspendCmd(FunctionalState NewState); void SDIO_CommandCompletionCmd(FunctionalState NewState); void SDIO_CEATAITCmd(FunctionalState NewState); void SDIO_SendCEATACmd(FunctionalState NewState); FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG); void SDIO_ClearFlag(uint32_t SDIO_FLAG); ITStatus SDIO_GetITStatus(uint32_t SDIO_IT); void SDIO_ClearITPendingBit(uint32_t SDIO_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __STM32F10x_SDIO_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_spi.h ================================================ /** ****************************************************************************** * @file stm32f10x_spi.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the SPI firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_SPI_H #define __STM32F10x_SPI_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup SPI * @{ */ /** @defgroup SPI_Exported_Types * @{ */ /** * @brief SPI Init structure definition */ typedef struct { uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode. This parameter can be a value of @ref SPI_data_direction */ uint16_t SPI_Mode; /*!< Specifies the SPI operating mode. This parameter can be a value of @ref SPI_mode */ uint16_t SPI_DataSize; /*!< Specifies the SPI data size. This parameter can be a value of @ref SPI_data_size */ uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state. This parameter can be a value of @ref SPI_Clock_Polarity */ uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture. This parameter can be a value of @ref SPI_Clock_Phase */ uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit. This parameter can be a value of @ref SPI_Slave_Select_management */ uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive SCK clock. This parameter can be a value of @ref SPI_BaudRate_Prescaler. @note The communication clock is derived from the master clock. The slave clock does not need to be set. */ uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit. This parameter can be a value of @ref SPI_MSB_LSB_transmission */ uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */ }SPI_InitTypeDef; /** * @brief I2S Init structure definition */ typedef struct { uint16_t I2S_Mode; /*!< Specifies the I2S operating mode. This parameter can be a value of @ref I2S_Mode */ uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication. This parameter can be a value of @ref I2S_Standard */ uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication. This parameter can be a value of @ref I2S_Data_Format */ uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. This parameter can be a value of @ref I2S_MCLK_Output */ uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication. This parameter can be a value of @ref I2S_Audio_Frequency */ uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock. This parameter can be a value of @ref I2S_Clock_Polarity */ }I2S_InitTypeDef; /** * @} */ /** @defgroup SPI_Exported_Constants * @{ */ #define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \ ((PERIPH) == SPI2) || \ ((PERIPH) == SPI3)) #define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || \ ((PERIPH) == SPI3)) /** @defgroup SPI_data_direction * @{ */ #define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000) #define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400) #define SPI_Direction_1Line_Rx ((uint16_t)0x8000) #define SPI_Direction_1Line_Tx ((uint16_t)0xC000) #define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \ ((MODE) == SPI_Direction_2Lines_RxOnly) || \ ((MODE) == SPI_Direction_1Line_Rx) || \ ((MODE) == SPI_Direction_1Line_Tx)) /** * @} */ /** @defgroup SPI_mode * @{ */ #define SPI_Mode_Master ((uint16_t)0x0104) #define SPI_Mode_Slave ((uint16_t)0x0000) #define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \ ((MODE) == SPI_Mode_Slave)) /** * @} */ /** @defgroup SPI_data_size * @{ */ #define SPI_DataSize_16b ((uint16_t)0x0800) #define SPI_DataSize_8b ((uint16_t)0x0000) #define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || \ ((DATASIZE) == SPI_DataSize_8b)) /** * @} */ /** @defgroup SPI_Clock_Polarity * @{ */ #define SPI_CPOL_Low ((uint16_t)0x0000) #define SPI_CPOL_High ((uint16_t)0x0002) #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ ((CPOL) == SPI_CPOL_High)) /** * @} */ /** @defgroup SPI_Clock_Phase * @{ */ #define SPI_CPHA_1Edge ((uint16_t)0x0000) #define SPI_CPHA_2Edge ((uint16_t)0x0001) #define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \ ((CPHA) == SPI_CPHA_2Edge)) /** * @} */ /** @defgroup SPI_Slave_Select_management * @{ */ #define SPI_NSS_Soft ((uint16_t)0x0200) #define SPI_NSS_Hard ((uint16_t)0x0000) #define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \ ((NSS) == SPI_NSS_Hard)) /** * @} */ /** @defgroup SPI_BaudRate_Prescaler * @{ */ #define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000) #define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008) #define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010) #define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018) #define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020) #define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028) #define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030) #define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038) #define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \ ((PRESCALER) == SPI_BaudRatePrescaler_4) || \ ((PRESCALER) == SPI_BaudRatePrescaler_8) || \ ((PRESCALER) == SPI_BaudRatePrescaler_16) || \ ((PRESCALER) == SPI_BaudRatePrescaler_32) || \ ((PRESCALER) == SPI_BaudRatePrescaler_64) || \ ((PRESCALER) == SPI_BaudRatePrescaler_128) || \ ((PRESCALER) == SPI_BaudRatePrescaler_256)) /** * @} */ /** @defgroup SPI_MSB_LSB_transmission * @{ */ #define SPI_FirstBit_MSB ((uint16_t)0x0000) #define SPI_FirstBit_LSB ((uint16_t)0x0080) #define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \ ((BIT) == SPI_FirstBit_LSB)) /** * @} */ /** @defgroup I2S_Mode * @{ */ #define I2S_Mode_SlaveTx ((uint16_t)0x0000) #define I2S_Mode_SlaveRx ((uint16_t)0x0100) #define I2S_Mode_MasterTx ((uint16_t)0x0200) #define I2S_Mode_MasterRx ((uint16_t)0x0300) #define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \ ((MODE) == I2S_Mode_SlaveRx) || \ ((MODE) == I2S_Mode_MasterTx) || \ ((MODE) == I2S_Mode_MasterRx) ) /** * @} */ /** @defgroup I2S_Standard * @{ */ #define I2S_Standard_Phillips ((uint16_t)0x0000) #define I2S_Standard_MSB ((uint16_t)0x0010) #define I2S_Standard_LSB ((uint16_t)0x0020) #define I2S_Standard_PCMShort ((uint16_t)0x0030) #define I2S_Standard_PCMLong ((uint16_t)0x00B0) #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \ ((STANDARD) == I2S_Standard_MSB) || \ ((STANDARD) == I2S_Standard_LSB) || \ ((STANDARD) == I2S_Standard_PCMShort) || \ ((STANDARD) == I2S_Standard_PCMLong)) /** * @} */ /** @defgroup I2S_Data_Format * @{ */ #define I2S_DataFormat_16b ((uint16_t)0x0000) #define I2S_DataFormat_16bextended ((uint16_t)0x0001) #define I2S_DataFormat_24b ((uint16_t)0x0003) #define I2S_DataFormat_32b ((uint16_t)0x0005) #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \ ((FORMAT) == I2S_DataFormat_16bextended) || \ ((FORMAT) == I2S_DataFormat_24b) || \ ((FORMAT) == I2S_DataFormat_32b)) /** * @} */ /** @defgroup I2S_MCLK_Output * @{ */ #define I2S_MCLKOutput_Enable ((uint16_t)0x0200) #define I2S_MCLKOutput_Disable ((uint16_t)0x0000) #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \ ((OUTPUT) == I2S_MCLKOutput_Disable)) /** * @} */ /** @defgroup I2S_Audio_Frequency * @{ */ #define I2S_AudioFreq_192k ((uint32_t)192000) #define I2S_AudioFreq_96k ((uint32_t)96000) #define I2S_AudioFreq_48k ((uint32_t)48000) #define I2S_AudioFreq_44k ((uint32_t)44100) #define I2S_AudioFreq_32k ((uint32_t)32000) #define I2S_AudioFreq_22k ((uint32_t)22050) #define I2S_AudioFreq_16k ((uint32_t)16000) #define I2S_AudioFreq_11k ((uint32_t)11025) #define I2S_AudioFreq_8k ((uint32_t)8000) #define I2S_AudioFreq_Default ((uint32_t)2) #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \ ((FREQ) <= I2S_AudioFreq_192k)) || \ ((FREQ) == I2S_AudioFreq_Default)) /** * @} */ /** @defgroup I2S_Clock_Polarity * @{ */ #define I2S_CPOL_Low ((uint16_t)0x0000) #define I2S_CPOL_High ((uint16_t)0x0008) #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ ((CPOL) == I2S_CPOL_High)) /** * @} */ /** @defgroup SPI_I2S_DMA_transfer_requests * @{ */ #define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002) #define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001) #define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00)) /** * @} */ /** @defgroup SPI_NSS_internal_software_management * @{ */ #define SPI_NSSInternalSoft_Set ((uint16_t)0x0100) #define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF) #define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \ ((INTERNAL) == SPI_NSSInternalSoft_Reset)) /** * @} */ /** @defgroup SPI_CRC_Transmit_Receive * @{ */ #define SPI_CRC_Tx ((uint8_t)0x00) #define SPI_CRC_Rx ((uint8_t)0x01) #define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx)) /** * @} */ /** @defgroup SPI_direction_transmit_receive * @{ */ #define SPI_Direction_Rx ((uint16_t)0xBFFF) #define SPI_Direction_Tx ((uint16_t)0x4000) #define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \ ((DIRECTION) == SPI_Direction_Tx)) /** * @} */ /** @defgroup SPI_I2S_interrupts_definition * @{ */ #define SPI_I2S_IT_TXE ((uint8_t)0x71) #define SPI_I2S_IT_RXNE ((uint8_t)0x60) #define SPI_I2S_IT_ERR ((uint8_t)0x50) #define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \ ((IT) == SPI_I2S_IT_RXNE) || \ ((IT) == SPI_I2S_IT_ERR)) #define SPI_I2S_IT_OVR ((uint8_t)0x56) #define SPI_IT_MODF ((uint8_t)0x55) #define SPI_IT_CRCERR ((uint8_t)0x54) #define I2S_IT_UDR ((uint8_t)0x53) #define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR)) #define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || \ ((IT) == I2S_IT_UDR) || ((IT) == SPI_IT_CRCERR) || \ ((IT) == SPI_IT_MODF) || ((IT) == SPI_I2S_IT_OVR)) /** * @} */ /** @defgroup SPI_I2S_flags_definition * @{ */ #define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001) #define SPI_I2S_FLAG_TXE ((uint16_t)0x0002) #define I2S_FLAG_CHSIDE ((uint16_t)0x0004) #define I2S_FLAG_UDR ((uint16_t)0x0008) #define SPI_FLAG_CRCERR ((uint16_t)0x0010) #define SPI_FLAG_MODF ((uint16_t)0x0020) #define SPI_I2S_FLAG_OVR ((uint16_t)0x0040) #define SPI_I2S_FLAG_BSY ((uint16_t)0x0080) #define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR)) #define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \ ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \ ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || \ ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)) /** * @} */ /** @defgroup SPI_CRC_polynomial * @{ */ #define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1) /** * @} */ /** * @} */ /** @defgroup SPI_Exported_Macros * @{ */ /** * @} */ /** @defgroup SPI_Exported_Functions * @{ */ void SPI_I2S_DeInit(SPI_TypeDef* SPIx); void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct); void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct); void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct); void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct); void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState); void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState); void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data); uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx); void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft); void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState); void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize); void SPI_TransmitCRC(SPI_TypeDef* SPIx); void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState); uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC); uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx); void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction); FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /*__STM32F10x_SPI_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_tim.h ================================================ /** ****************************************************************************** * @file stm32f10x_tim.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the TIM firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_TIM_H #define __STM32F10x_TIM_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup TIM * @{ */ /** @defgroup TIM_Exported_Types * @{ */ /** * @brief TIM Time Base Init structure definition * @note This structure is used with all TIMx except for TIM6 and TIM7. */ typedef struct { uint16_t TIM_Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. This parameter can be a number between 0x0000 and 0xFFFF */ uint16_t TIM_CounterMode; /*!< Specifies the counter mode. This parameter can be a value of @ref TIM_Counter_Mode */ uint16_t TIM_Period; /*!< Specifies the period value to be loaded into the active Auto-Reload Register at the next update event. This parameter must be a number between 0x0000 and 0xFFFF. */ uint16_t TIM_ClockDivision; /*!< Specifies the clock division. This parameter can be a value of @ref TIM_Clock_Division_CKD */ uint8_t TIM_RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter reaches zero, an update event is generated and counting restarts from the RCR value (N). This means in PWM mode that (N+1) corresponds to: - the number of PWM periods in edge-aligned mode - the number of half PWM period in center-aligned mode This parameter must be a number between 0x00 and 0xFF. @note This parameter is valid only for TIM1 and TIM8. */ } TIM_TimeBaseInitTypeDef; /** * @brief TIM Output Compare Init structure definition */ typedef struct { uint16_t TIM_OCMode; /*!< Specifies the TIM mode. This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. This parameter can be a value of @ref TIM_Output_Compare_state */ uint16_t TIM_OutputNState; /*!< Specifies the TIM complementary Output Compare state. This parameter can be a value of @ref TIM_Output_Compare_N_state @note This parameter is valid only for TIM1 and TIM8. */ uint16_t TIM_Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. This parameter can be a number between 0x0000 and 0xFFFF */ uint16_t TIM_OCPolarity; /*!< Specifies the output polarity. This parameter can be a value of @ref TIM_Output_Compare_Polarity */ uint16_t TIM_OCNPolarity; /*!< Specifies the complementary output polarity. This parameter can be a value of @ref TIM_Output_Compare_N_Polarity @note This parameter is valid only for TIM1 and TIM8. */ uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of @ref TIM_Output_Compare_Idle_State @note This parameter is valid only for TIM1 and TIM8. */ uint16_t TIM_OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State @note This parameter is valid only for TIM1 and TIM8. */ } TIM_OCInitTypeDef; /** * @brief TIM Input Capture Init structure definition */ typedef struct { uint16_t TIM_Channel; /*!< Specifies the TIM channel. This parameter can be a value of @ref TIM_Channel */ uint16_t TIM_ICPolarity; /*!< Specifies the active edge of the input signal. This parameter can be a value of @ref TIM_Input_Capture_Polarity */ uint16_t TIM_ICSelection; /*!< Specifies the input. This parameter can be a value of @ref TIM_Input_Capture_Selection */ uint16_t TIM_ICPrescaler; /*!< Specifies the Input Capture Prescaler. This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ uint16_t TIM_ICFilter; /*!< Specifies the input capture filter. This parameter can be a number between 0x0 and 0xF */ } TIM_ICInitTypeDef; /** * @brief BDTR structure definition * @note This structure is used only with TIM1 and TIM8. */ typedef struct { uint16_t TIM_OSSRState; /*!< Specifies the Off-State selection used in Run mode. This parameter can be a value of @ref OSSR_Off_State_Selection_for_Run_mode_state */ uint16_t TIM_OSSIState; /*!< Specifies the Off-State used in Idle state. This parameter can be a value of @ref OSSI_Off_State_Selection_for_Idle_mode_state */ uint16_t TIM_LOCKLevel; /*!< Specifies the LOCK level parameters. This parameter can be a value of @ref Lock_level */ uint16_t TIM_DeadTime; /*!< Specifies the delay time between the switching-off and the switching-on of the outputs. This parameter can be a number between 0x00 and 0xFF */ uint16_t TIM_Break; /*!< Specifies whether the TIM Break input is enabled or not. This parameter can be a value of @ref Break_Input_enable_disable */ uint16_t TIM_BreakPolarity; /*!< Specifies the TIM Break Input pin polarity. This parameter can be a value of @ref Break_Polarity */ uint16_t TIM_AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not. This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ } TIM_BDTRInitTypeDef; /** @defgroup TIM_Exported_constants * @{ */ #define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM6) || \ ((PERIPH) == TIM7) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM9) || \ ((PERIPH) == TIM10)|| \ ((PERIPH) == TIM11)|| \ ((PERIPH) == TIM12)|| \ ((PERIPH) == TIM13)|| \ ((PERIPH) == TIM14)|| \ ((PERIPH) == TIM15)|| \ ((PERIPH) == TIM16)|| \ ((PERIPH) == TIM17)) /* LIST1: TIM 1 and 8 */ #define IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM8)) /* LIST2: TIM 1, 8, 15 16 and 17 */ #define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM15)|| \ ((PERIPH) == TIM16)|| \ ((PERIPH) == TIM17)) /* LIST3: TIM 1, 2, 3, 4, 5 and 8 */ #define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM8)) /* LIST4: TIM 1, 2, 3, 4, 5, 8, 15, 16 and 17 */ #define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM15)|| \ ((PERIPH) == TIM16)|| \ ((PERIPH) == TIM17)) /* LIST5: TIM 1, 2, 3, 4, 5, 8 and 15 */ #define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM15)) /* LIST6: TIM 1, 2, 3, 4, 5, 8, 9, 12 and 15 */ #define IS_TIM_LIST6_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM9) || \ ((PERIPH) == TIM12)|| \ ((PERIPH) == TIM15)) /* LIST7: TIM 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 and 15 */ #define IS_TIM_LIST7_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM6) || \ ((PERIPH) == TIM7) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM9) || \ ((PERIPH) == TIM12)|| \ ((PERIPH) == TIM15)) /* LIST8: TIM 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17 */ #define IS_TIM_LIST8_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM9) || \ ((PERIPH) == TIM10)|| \ ((PERIPH) == TIM11)|| \ ((PERIPH) == TIM12)|| \ ((PERIPH) == TIM13)|| \ ((PERIPH) == TIM14)|| \ ((PERIPH) == TIM15)|| \ ((PERIPH) == TIM16)|| \ ((PERIPH) == TIM17)) /* LIST9: TIM 1, 2, 3, 4, 5, 6, 7, 8, 15, 16, and 17 */ #define IS_TIM_LIST9_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ ((PERIPH) == TIM2) || \ ((PERIPH) == TIM3) || \ ((PERIPH) == TIM4) || \ ((PERIPH) == TIM5) || \ ((PERIPH) == TIM6) || \ ((PERIPH) == TIM7) || \ ((PERIPH) == TIM8) || \ ((PERIPH) == TIM15)|| \ ((PERIPH) == TIM16)|| \ ((PERIPH) == TIM17)) /** * @} */ /** @defgroup TIM_Output_Compare_and_PWM_modes * @{ */ #define TIM_OCMode_Timing ((uint16_t)0x0000) #define TIM_OCMode_Active ((uint16_t)0x0010) #define TIM_OCMode_Inactive ((uint16_t)0x0020) #define TIM_OCMode_Toggle ((uint16_t)0x0030) #define TIM_OCMode_PWM1 ((uint16_t)0x0060) #define TIM_OCMode_PWM2 ((uint16_t)0x0070) #define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || \ ((MODE) == TIM_OCMode_Active) || \ ((MODE) == TIM_OCMode_Inactive) || \ ((MODE) == TIM_OCMode_Toggle)|| \ ((MODE) == TIM_OCMode_PWM1) || \ ((MODE) == TIM_OCMode_PWM2)) #define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \ ((MODE) == TIM_OCMode_Active) || \ ((MODE) == TIM_OCMode_Inactive) || \ ((MODE) == TIM_OCMode_Toggle)|| \ ((MODE) == TIM_OCMode_PWM1) || \ ((MODE) == TIM_OCMode_PWM2) || \ ((MODE) == TIM_ForcedAction_Active) || \ ((MODE) == TIM_ForcedAction_InActive)) /** * @} */ /** @defgroup TIM_One_Pulse_Mode * @{ */ #define TIM_OPMode_Single ((uint16_t)0x0008) #define TIM_OPMode_Repetitive ((uint16_t)0x0000) #define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || \ ((MODE) == TIM_OPMode_Repetitive)) /** * @} */ /** @defgroup TIM_Channel * @{ */ #define TIM_Channel_1 ((uint16_t)0x0000) #define TIM_Channel_2 ((uint16_t)0x0004) #define TIM_Channel_3 ((uint16_t)0x0008) #define TIM_Channel_4 ((uint16_t)0x000C) #define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ ((CHANNEL) == TIM_Channel_2) || \ ((CHANNEL) == TIM_Channel_3) || \ ((CHANNEL) == TIM_Channel_4)) #define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ ((CHANNEL) == TIM_Channel_2)) #define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ ((CHANNEL) == TIM_Channel_2) || \ ((CHANNEL) == TIM_Channel_3)) /** * @} */ /** @defgroup TIM_Clock_Division_CKD * @{ */ #define TIM_CKD_DIV1 ((uint16_t)0x0000) #define TIM_CKD_DIV2 ((uint16_t)0x0100) #define TIM_CKD_DIV4 ((uint16_t)0x0200) #define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || \ ((DIV) == TIM_CKD_DIV2) || \ ((DIV) == TIM_CKD_DIV4)) /** * @} */ /** @defgroup TIM_Counter_Mode * @{ */ #define TIM_CounterMode_Up ((uint16_t)0x0000) #define TIM_CounterMode_Down ((uint16_t)0x0010) #define TIM_CounterMode_CenterAligned1 ((uint16_t)0x0020) #define TIM_CounterMode_CenterAligned2 ((uint16_t)0x0040) #define TIM_CounterMode_CenterAligned3 ((uint16_t)0x0060) #define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) || \ ((MODE) == TIM_CounterMode_Down) || \ ((MODE) == TIM_CounterMode_CenterAligned1) || \ ((MODE) == TIM_CounterMode_CenterAligned2) || \ ((MODE) == TIM_CounterMode_CenterAligned3)) /** * @} */ /** @defgroup TIM_Output_Compare_Polarity * @{ */ #define TIM_OCPolarity_High ((uint16_t)0x0000) #define TIM_OCPolarity_Low ((uint16_t)0x0002) #define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || \ ((POLARITY) == TIM_OCPolarity_Low)) /** * @} */ /** @defgroup TIM_Output_Compare_N_Polarity * @{ */ #define TIM_OCNPolarity_High ((uint16_t)0x0000) #define TIM_OCNPolarity_Low ((uint16_t)0x0008) #define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || \ ((POLARITY) == TIM_OCNPolarity_Low)) /** * @} */ /** @defgroup TIM_Output_Compare_state * @{ */ #define TIM_OutputState_Disable ((uint16_t)0x0000) #define TIM_OutputState_Enable ((uint16_t)0x0001) #define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || \ ((STATE) == TIM_OutputState_Enable)) /** * @} */ /** @defgroup TIM_Output_Compare_N_state * @{ */ #define TIM_OutputNState_Disable ((uint16_t)0x0000) #define TIM_OutputNState_Enable ((uint16_t)0x0004) #define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || \ ((STATE) == TIM_OutputNState_Enable)) /** * @} */ /** @defgroup TIM_Capture_Compare_state * @{ */ #define TIM_CCx_Enable ((uint16_t)0x0001) #define TIM_CCx_Disable ((uint16_t)0x0000) #define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || \ ((CCX) == TIM_CCx_Disable)) /** * @} */ /** @defgroup TIM_Capture_Compare_N_state * @{ */ #define TIM_CCxN_Enable ((uint16_t)0x0004) #define TIM_CCxN_Disable ((uint16_t)0x0000) #define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || \ ((CCXN) == TIM_CCxN_Disable)) /** * @} */ /** @defgroup Break_Input_enable_disable * @{ */ #define TIM_Break_Enable ((uint16_t)0x1000) #define TIM_Break_Disable ((uint16_t)0x0000) #define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || \ ((STATE) == TIM_Break_Disable)) /** * @} */ /** @defgroup Break_Polarity * @{ */ #define TIM_BreakPolarity_Low ((uint16_t)0x0000) #define TIM_BreakPolarity_High ((uint16_t)0x2000) #define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || \ ((POLARITY) == TIM_BreakPolarity_High)) /** * @} */ /** @defgroup TIM_AOE_Bit_Set_Reset * @{ */ #define TIM_AutomaticOutput_Enable ((uint16_t)0x4000) #define TIM_AutomaticOutput_Disable ((uint16_t)0x0000) #define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || \ ((STATE) == TIM_AutomaticOutput_Disable)) /** * @} */ /** @defgroup Lock_level * @{ */ #define TIM_LOCKLevel_OFF ((uint16_t)0x0000) #define TIM_LOCKLevel_1 ((uint16_t)0x0100) #define TIM_LOCKLevel_2 ((uint16_t)0x0200) #define TIM_LOCKLevel_3 ((uint16_t)0x0300) #define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || \ ((LEVEL) == TIM_LOCKLevel_1) || \ ((LEVEL) == TIM_LOCKLevel_2) || \ ((LEVEL) == TIM_LOCKLevel_3)) /** * @} */ /** @defgroup OSSI_Off_State_Selection_for_Idle_mode_state * @{ */ #define TIM_OSSIState_Enable ((uint16_t)0x0400) #define TIM_OSSIState_Disable ((uint16_t)0x0000) #define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || \ ((STATE) == TIM_OSSIState_Disable)) /** * @} */ /** @defgroup OSSR_Off_State_Selection_for_Run_mode_state * @{ */ #define TIM_OSSRState_Enable ((uint16_t)0x0800) #define TIM_OSSRState_Disable ((uint16_t)0x0000) #define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || \ ((STATE) == TIM_OSSRState_Disable)) /** * @} */ /** @defgroup TIM_Output_Compare_Idle_State * @{ */ #define TIM_OCIdleState_Set ((uint16_t)0x0100) #define TIM_OCIdleState_Reset ((uint16_t)0x0000) #define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || \ ((STATE) == TIM_OCIdleState_Reset)) /** * @} */ /** @defgroup TIM_Output_Compare_N_Idle_State * @{ */ #define TIM_OCNIdleState_Set ((uint16_t)0x0200) #define TIM_OCNIdleState_Reset ((uint16_t)0x0000) #define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || \ ((STATE) == TIM_OCNIdleState_Reset)) /** * @} */ /** @defgroup TIM_Input_Capture_Polarity * @{ */ #define TIM_ICPolarity_Rising ((uint16_t)0x0000) #define TIM_ICPolarity_Falling ((uint16_t)0x0002) #define TIM_ICPolarity_BothEdge ((uint16_t)0x000A) #define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || \ ((POLARITY) == TIM_ICPolarity_Falling)) #define IS_TIM_IC_POLARITY_LITE(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || \ ((POLARITY) == TIM_ICPolarity_Falling)|| \ ((POLARITY) == TIM_ICPolarity_BothEdge)) /** * @} */ /** @defgroup TIM_Input_Capture_Selection * @{ */ #define TIM_ICSelection_DirectTI ((uint16_t)0x0001) /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively */ #define TIM_ICSelection_IndirectTI ((uint16_t)0x0002) /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively. */ #define TIM_ICSelection_TRC ((uint16_t)0x0003) /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC. */ #define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || \ ((SELECTION) == TIM_ICSelection_IndirectTI) || \ ((SELECTION) == TIM_ICSelection_TRC)) /** * @} */ /** @defgroup TIM_Input_Capture_Prescaler * @{ */ #define TIM_ICPSC_DIV1 ((uint16_t)0x0000) /*!< Capture performed each time an edge is detected on the capture input. */ #define TIM_ICPSC_DIV2 ((uint16_t)0x0004) /*!< Capture performed once every 2 events. */ #define TIM_ICPSC_DIV4 ((uint16_t)0x0008) /*!< Capture performed once every 4 events. */ #define TIM_ICPSC_DIV8 ((uint16_t)0x000C) /*!< Capture performed once every 8 events. */ #define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \ ((PRESCALER) == TIM_ICPSC_DIV2) || \ ((PRESCALER) == TIM_ICPSC_DIV4) || \ ((PRESCALER) == TIM_ICPSC_DIV8)) /** * @} */ /** @defgroup TIM_interrupt_sources * @{ */ #define TIM_IT_Update ((uint16_t)0x0001) #define TIM_IT_CC1 ((uint16_t)0x0002) #define TIM_IT_CC2 ((uint16_t)0x0004) #define TIM_IT_CC3 ((uint16_t)0x0008) #define TIM_IT_CC4 ((uint16_t)0x0010) #define TIM_IT_COM ((uint16_t)0x0020) #define TIM_IT_Trigger ((uint16_t)0x0040) #define TIM_IT_Break ((uint16_t)0x0080) #define IS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000)) #define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || \ ((IT) == TIM_IT_CC1) || \ ((IT) == TIM_IT_CC2) || \ ((IT) == TIM_IT_CC3) || \ ((IT) == TIM_IT_CC4) || \ ((IT) == TIM_IT_COM) || \ ((IT) == TIM_IT_Trigger) || \ ((IT) == TIM_IT_Break)) /** * @} */ /** @defgroup TIM_DMA_Base_address * @{ */ #define TIM_DMABase_CR1 ((uint16_t)0x0000) #define TIM_DMABase_CR2 ((uint16_t)0x0001) #define TIM_DMABase_SMCR ((uint16_t)0x0002) #define TIM_DMABase_DIER ((uint16_t)0x0003) #define TIM_DMABase_SR ((uint16_t)0x0004) #define TIM_DMABase_EGR ((uint16_t)0x0005) #define TIM_DMABase_CCMR1 ((uint16_t)0x0006) #define TIM_DMABase_CCMR2 ((uint16_t)0x0007) #define TIM_DMABase_CCER ((uint16_t)0x0008) #define TIM_DMABase_CNT ((uint16_t)0x0009) #define TIM_DMABase_PSC ((uint16_t)0x000A) #define TIM_DMABase_ARR ((uint16_t)0x000B) #define TIM_DMABase_RCR ((uint16_t)0x000C) #define TIM_DMABase_CCR1 ((uint16_t)0x000D) #define TIM_DMABase_CCR2 ((uint16_t)0x000E) #define TIM_DMABase_CCR3 ((uint16_t)0x000F) #define TIM_DMABase_CCR4 ((uint16_t)0x0010) #define TIM_DMABase_BDTR ((uint16_t)0x0011) #define TIM_DMABase_DCR ((uint16_t)0x0012) #define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || \ ((BASE) == TIM_DMABase_CR2) || \ ((BASE) == TIM_DMABase_SMCR) || \ ((BASE) == TIM_DMABase_DIER) || \ ((BASE) == TIM_DMABase_SR) || \ ((BASE) == TIM_DMABase_EGR) || \ ((BASE) == TIM_DMABase_CCMR1) || \ ((BASE) == TIM_DMABase_CCMR2) || \ ((BASE) == TIM_DMABase_CCER) || \ ((BASE) == TIM_DMABase_CNT) || \ ((BASE) == TIM_DMABase_PSC) || \ ((BASE) == TIM_DMABase_ARR) || \ ((BASE) == TIM_DMABase_RCR) || \ ((BASE) == TIM_DMABase_CCR1) || \ ((BASE) == TIM_DMABase_CCR2) || \ ((BASE) == TIM_DMABase_CCR3) || \ ((BASE) == TIM_DMABase_CCR4) || \ ((BASE) == TIM_DMABase_BDTR) || \ ((BASE) == TIM_DMABase_DCR)) /** * @} */ /** @defgroup TIM_DMA_Burst_Length * @{ */ #define TIM_DMABurstLength_1Transfer ((uint16_t)0x0000) #define TIM_DMABurstLength_2Transfers ((uint16_t)0x0100) #define TIM_DMABurstLength_3Transfers ((uint16_t)0x0200) #define TIM_DMABurstLength_4Transfers ((uint16_t)0x0300) #define TIM_DMABurstLength_5Transfers ((uint16_t)0x0400) #define TIM_DMABurstLength_6Transfers ((uint16_t)0x0500) #define TIM_DMABurstLength_7Transfers ((uint16_t)0x0600) #define TIM_DMABurstLength_8Transfers ((uint16_t)0x0700) #define TIM_DMABurstLength_9Transfers ((uint16_t)0x0800) #define TIM_DMABurstLength_10Transfers ((uint16_t)0x0900) #define TIM_DMABurstLength_11Transfers ((uint16_t)0x0A00) #define TIM_DMABurstLength_12Transfers ((uint16_t)0x0B00) #define TIM_DMABurstLength_13Transfers ((uint16_t)0x0C00) #define TIM_DMABurstLength_14Transfers ((uint16_t)0x0D00) #define TIM_DMABurstLength_15Transfers ((uint16_t)0x0E00) #define TIM_DMABurstLength_16Transfers ((uint16_t)0x0F00) #define TIM_DMABurstLength_17Transfers ((uint16_t)0x1000) #define TIM_DMABurstLength_18Transfers ((uint16_t)0x1100) #define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || \ ((LENGTH) == TIM_DMABurstLength_2Transfers) || \ ((LENGTH) == TIM_DMABurstLength_3Transfers) || \ ((LENGTH) == TIM_DMABurstLength_4Transfers) || \ ((LENGTH) == TIM_DMABurstLength_5Transfers) || \ ((LENGTH) == TIM_DMABurstLength_6Transfers) || \ ((LENGTH) == TIM_DMABurstLength_7Transfers) || \ ((LENGTH) == TIM_DMABurstLength_8Transfers) || \ ((LENGTH) == TIM_DMABurstLength_9Transfers) || \ ((LENGTH) == TIM_DMABurstLength_10Transfers) || \ ((LENGTH) == TIM_DMABurstLength_11Transfers) || \ ((LENGTH) == TIM_DMABurstLength_12Transfers) || \ ((LENGTH) == TIM_DMABurstLength_13Transfers) || \ ((LENGTH) == TIM_DMABurstLength_14Transfers) || \ ((LENGTH) == TIM_DMABurstLength_15Transfers) || \ ((LENGTH) == TIM_DMABurstLength_16Transfers) || \ ((LENGTH) == TIM_DMABurstLength_17Transfers) || \ ((LENGTH) == TIM_DMABurstLength_18Transfers)) /** * @} */ /** @defgroup TIM_DMA_sources * @{ */ #define TIM_DMA_Update ((uint16_t)0x0100) #define TIM_DMA_CC1 ((uint16_t)0x0200) #define TIM_DMA_CC2 ((uint16_t)0x0400) #define TIM_DMA_CC3 ((uint16_t)0x0800) #define TIM_DMA_CC4 ((uint16_t)0x1000) #define TIM_DMA_COM ((uint16_t)0x2000) #define TIM_DMA_Trigger ((uint16_t)0x4000) #define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) /** * @} */ /** @defgroup TIM_External_Trigger_Prescaler * @{ */ #define TIM_ExtTRGPSC_OFF ((uint16_t)0x0000) #define TIM_ExtTRGPSC_DIV2 ((uint16_t)0x1000) #define TIM_ExtTRGPSC_DIV4 ((uint16_t)0x2000) #define TIM_ExtTRGPSC_DIV8 ((uint16_t)0x3000) #define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || \ ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || \ ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || \ ((PRESCALER) == TIM_ExtTRGPSC_DIV8)) /** * @} */ /** @defgroup TIM_Internal_Trigger_Selection * @{ */ #define TIM_TS_ITR0 ((uint16_t)0x0000) #define TIM_TS_ITR1 ((uint16_t)0x0010) #define TIM_TS_ITR2 ((uint16_t)0x0020) #define TIM_TS_ITR3 ((uint16_t)0x0030) #define TIM_TS_TI1F_ED ((uint16_t)0x0040) #define TIM_TS_TI1FP1 ((uint16_t)0x0050) #define TIM_TS_TI2FP2 ((uint16_t)0x0060) #define TIM_TS_ETRF ((uint16_t)0x0070) #define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \ ((SELECTION) == TIM_TS_ITR1) || \ ((SELECTION) == TIM_TS_ITR2) || \ ((SELECTION) == TIM_TS_ITR3) || \ ((SELECTION) == TIM_TS_TI1F_ED) || \ ((SELECTION) == TIM_TS_TI1FP1) || \ ((SELECTION) == TIM_TS_TI2FP2) || \ ((SELECTION) == TIM_TS_ETRF)) #define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \ ((SELECTION) == TIM_TS_ITR1) || \ ((SELECTION) == TIM_TS_ITR2) || \ ((SELECTION) == TIM_TS_ITR3)) /** * @} */ /** @defgroup TIM_TIx_External_Clock_Source * @{ */ #define TIM_TIxExternalCLK1Source_TI1 ((uint16_t)0x0050) #define TIM_TIxExternalCLK1Source_TI2 ((uint16_t)0x0060) #define TIM_TIxExternalCLK1Source_TI1ED ((uint16_t)0x0040) #define IS_TIM_TIXCLK_SOURCE(SOURCE) (((SOURCE) == TIM_TIxExternalCLK1Source_TI1) || \ ((SOURCE) == TIM_TIxExternalCLK1Source_TI2) || \ ((SOURCE) == TIM_TIxExternalCLK1Source_TI1ED)) /** * @} */ /** @defgroup TIM_External_Trigger_Polarity * @{ */ #define TIM_ExtTRGPolarity_Inverted ((uint16_t)0x8000) #define TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000) #define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \ ((POLARITY) == TIM_ExtTRGPolarity_NonInverted)) /** * @} */ /** @defgroup TIM_Prescaler_Reload_Mode * @{ */ #define TIM_PSCReloadMode_Update ((uint16_t)0x0000) #define TIM_PSCReloadMode_Immediate ((uint16_t)0x0001) #define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || \ ((RELOAD) == TIM_PSCReloadMode_Immediate)) /** * @} */ /** @defgroup TIM_Forced_Action * @{ */ #define TIM_ForcedAction_Active ((uint16_t)0x0050) #define TIM_ForcedAction_InActive ((uint16_t)0x0040) #define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || \ ((ACTION) == TIM_ForcedAction_InActive)) /** * @} */ /** @defgroup TIM_Encoder_Mode * @{ */ #define TIM_EncoderMode_TI1 ((uint16_t)0x0001) #define TIM_EncoderMode_TI2 ((uint16_t)0x0002) #define TIM_EncoderMode_TI12 ((uint16_t)0x0003) #define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || \ ((MODE) == TIM_EncoderMode_TI2) || \ ((MODE) == TIM_EncoderMode_TI12)) /** * @} */ /** @defgroup TIM_Event_Source * @{ */ #define TIM_EventSource_Update ((uint16_t)0x0001) #define TIM_EventSource_CC1 ((uint16_t)0x0002) #define TIM_EventSource_CC2 ((uint16_t)0x0004) #define TIM_EventSource_CC3 ((uint16_t)0x0008) #define TIM_EventSource_CC4 ((uint16_t)0x0010) #define TIM_EventSource_COM ((uint16_t)0x0020) #define TIM_EventSource_Trigger ((uint16_t)0x0040) #define TIM_EventSource_Break ((uint16_t)0x0080) #define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000)) /** * @} */ /** @defgroup TIM_Update_Source * @{ */ #define TIM_UpdateSource_Global ((uint16_t)0x0000) /*!< Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller. */ #define TIM_UpdateSource_Regular ((uint16_t)0x0001) /*!< Source of update is counter overflow/underflow. */ #define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || \ ((SOURCE) == TIM_UpdateSource_Regular)) /** * @} */ /** @defgroup TIM_Output_Compare_Preload_State * @{ */ #define TIM_OCPreload_Enable ((uint16_t)0x0008) #define TIM_OCPreload_Disable ((uint16_t)0x0000) #define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || \ ((STATE) == TIM_OCPreload_Disable)) /** * @} */ /** @defgroup TIM_Output_Compare_Fast_State * @{ */ #define TIM_OCFast_Enable ((uint16_t)0x0004) #define TIM_OCFast_Disable ((uint16_t)0x0000) #define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || \ ((STATE) == TIM_OCFast_Disable)) /** * @} */ /** @defgroup TIM_Output_Compare_Clear_State * @{ */ #define TIM_OCClear_Enable ((uint16_t)0x0080) #define TIM_OCClear_Disable ((uint16_t)0x0000) #define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || \ ((STATE) == TIM_OCClear_Disable)) /** * @} */ /** @defgroup TIM_Trigger_Output_Source * @{ */ #define TIM_TRGOSource_Reset ((uint16_t)0x0000) #define TIM_TRGOSource_Enable ((uint16_t)0x0010) #define TIM_TRGOSource_Update ((uint16_t)0x0020) #define TIM_TRGOSource_OC1 ((uint16_t)0x0030) #define TIM_TRGOSource_OC1Ref ((uint16_t)0x0040) #define TIM_TRGOSource_OC2Ref ((uint16_t)0x0050) #define TIM_TRGOSource_OC3Ref ((uint16_t)0x0060) #define TIM_TRGOSource_OC4Ref ((uint16_t)0x0070) #define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || \ ((SOURCE) == TIM_TRGOSource_Enable) || \ ((SOURCE) == TIM_TRGOSource_Update) || \ ((SOURCE) == TIM_TRGOSource_OC1) || \ ((SOURCE) == TIM_TRGOSource_OC1Ref) || \ ((SOURCE) == TIM_TRGOSource_OC2Ref) || \ ((SOURCE) == TIM_TRGOSource_OC3Ref) || \ ((SOURCE) == TIM_TRGOSource_OC4Ref)) /** * @} */ /** @defgroup TIM_Slave_Mode * @{ */ #define TIM_SlaveMode_Reset ((uint16_t)0x0004) #define TIM_SlaveMode_Gated ((uint16_t)0x0005) #define TIM_SlaveMode_Trigger ((uint16_t)0x0006) #define TIM_SlaveMode_External1 ((uint16_t)0x0007) #define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || \ ((MODE) == TIM_SlaveMode_Gated) || \ ((MODE) == TIM_SlaveMode_Trigger) || \ ((MODE) == TIM_SlaveMode_External1)) /** * @} */ /** @defgroup TIM_Master_Slave_Mode * @{ */ #define TIM_MasterSlaveMode_Enable ((uint16_t)0x0080) #define TIM_MasterSlaveMode_Disable ((uint16_t)0x0000) #define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || \ ((STATE) == TIM_MasterSlaveMode_Disable)) /** * @} */ /** @defgroup TIM_Flags * @{ */ #define TIM_FLAG_Update ((uint16_t)0x0001) #define TIM_FLAG_CC1 ((uint16_t)0x0002) #define TIM_FLAG_CC2 ((uint16_t)0x0004) #define TIM_FLAG_CC3 ((uint16_t)0x0008) #define TIM_FLAG_CC4 ((uint16_t)0x0010) #define TIM_FLAG_COM ((uint16_t)0x0020) #define TIM_FLAG_Trigger ((uint16_t)0x0040) #define TIM_FLAG_Break ((uint16_t)0x0080) #define TIM_FLAG_CC1OF ((uint16_t)0x0200) #define TIM_FLAG_CC2OF ((uint16_t)0x0400) #define TIM_FLAG_CC3OF ((uint16_t)0x0800) #define TIM_FLAG_CC4OF ((uint16_t)0x1000) #define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || \ ((FLAG) == TIM_FLAG_CC1) || \ ((FLAG) == TIM_FLAG_CC2) || \ ((FLAG) == TIM_FLAG_CC3) || \ ((FLAG) == TIM_FLAG_CC4) || \ ((FLAG) == TIM_FLAG_COM) || \ ((FLAG) == TIM_FLAG_Trigger) || \ ((FLAG) == TIM_FLAG_Break) || \ ((FLAG) == TIM_FLAG_CC1OF) || \ ((FLAG) == TIM_FLAG_CC2OF) || \ ((FLAG) == TIM_FLAG_CC3OF) || \ ((FLAG) == TIM_FLAG_CC4OF)) #define IS_TIM_CLEAR_FLAG(TIM_FLAG) ((((TIM_FLAG) & (uint16_t)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000)) /** * @} */ /** @defgroup TIM_Input_Capture_Filer_Value * @{ */ #define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF) /** * @} */ /** @defgroup TIM_External_Trigger_Filter * @{ */ #define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF) /** * @} */ /** @defgroup TIM_Legacy * @{ */ #define TIM_DMABurstLength_1Byte TIM_DMABurstLength_1Transfer #define TIM_DMABurstLength_2Bytes TIM_DMABurstLength_2Transfers #define TIM_DMABurstLength_3Bytes TIM_DMABurstLength_3Transfers #define TIM_DMABurstLength_4Bytes TIM_DMABurstLength_4Transfers #define TIM_DMABurstLength_5Bytes TIM_DMABurstLength_5Transfers #define TIM_DMABurstLength_6Bytes TIM_DMABurstLength_6Transfers #define TIM_DMABurstLength_7Bytes TIM_DMABurstLength_7Transfers #define TIM_DMABurstLength_8Bytes TIM_DMABurstLength_8Transfers #define TIM_DMABurstLength_9Bytes TIM_DMABurstLength_9Transfers #define TIM_DMABurstLength_10Bytes TIM_DMABurstLength_10Transfers #define TIM_DMABurstLength_11Bytes TIM_DMABurstLength_11Transfers #define TIM_DMABurstLength_12Bytes TIM_DMABurstLength_12Transfers #define TIM_DMABurstLength_13Bytes TIM_DMABurstLength_13Transfers #define TIM_DMABurstLength_14Bytes TIM_DMABurstLength_14Transfers #define TIM_DMABurstLength_15Bytes TIM_DMABurstLength_15Transfers #define TIM_DMABurstLength_16Bytes TIM_DMABurstLength_16Transfers #define TIM_DMABurstLength_17Bytes TIM_DMABurstLength_17Transfers #define TIM_DMABurstLength_18Bytes TIM_DMABurstLength_18Transfers /** * @} */ /** * @} */ /** @defgroup TIM_Exported_Macros * @{ */ /** * @} */ /** @defgroup TIM_Exported_Functions * @{ */ void TIM_DeInit(TIM_TypeDef* TIMx); void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct); void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct); void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct); void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct); void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState); void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource); void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength); void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState); void TIM_InternalClockConfig(TIM_TypeDef* TIMx); void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter); void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode); void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode); void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity); void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx); void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN); void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode); void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource); void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState); void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode); void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode); void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter); void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload); void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1); void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2); void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3); void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4); void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD); uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx); uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx); uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx); uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx); uint16_t TIM_GetCounter(TIM_TypeDef* TIMx); uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx); FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT); void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /*__STM32F10x_TIM_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_usart.h ================================================ /** ****************************************************************************** * @file stm32f10x_usart.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the USART * firmware library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_USART_H #define __STM32F10x_USART_H // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wpadded" #endif #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup USART * @{ */ /** @defgroup USART_Exported_Types * @{ */ /** * @brief USART Init Structure definition */ typedef struct { uint32_t USART_BaudRate; /*!< This member configures the USART communication baud rate. The baud rate is computed using the following formula: - IntegerDivider = ((PCLKx) / (16 * (USART_InitStruct->USART_BaudRate))) - FractionalDivider = ((IntegerDivider - ((u32) IntegerDivider)) * 16) + 0.5 */ uint16_t USART_WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of @ref USART_Word_Length */ uint16_t USART_StopBits; /*!< Specifies the number of stop bits transmitted. This parameter can be a value of @ref USART_Stop_Bits */ uint16_t USART_Parity; /*!< Specifies the parity mode. This parameter can be a value of @ref USART_Parity @note When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). */ uint16_t USART_Mode; /*!< Specifies wether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of @ref USART_Mode */ uint16_t USART_HardwareFlowControl; /*!< Specifies wether the hardware flow control mode is enabled or disabled. This parameter can be a value of @ref USART_Hardware_Flow_Control */ } USART_InitTypeDef; /** * @brief USART Clock Init Structure definition */ typedef struct { uint16_t USART_Clock; /*!< Specifies whether the USART clock is enabled or disabled. This parameter can be a value of @ref USART_Clock */ uint16_t USART_CPOL; /*!< Specifies the steady state value of the serial clock. This parameter can be a value of @ref USART_Clock_Polarity */ uint16_t USART_CPHA; /*!< Specifies the clock transition on which the bit capture is made. This parameter can be a value of @ref USART_Clock_Phase */ uint16_t USART_LastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of @ref USART_Last_Bit */ } USART_ClockInitTypeDef; /** * @} */ /** @defgroup USART_Exported_Constants * @{ */ #define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || \ ((PERIPH) == USART2) || \ ((PERIPH) == USART3) || \ ((PERIPH) == UART4) || \ ((PERIPH) == UART5)) #define IS_USART_123_PERIPH(PERIPH) (((PERIPH) == USART1) || \ ((PERIPH) == USART2) || \ ((PERIPH) == USART3)) #define IS_USART_1234_PERIPH(PERIPH) (((PERIPH) == USART1) || \ ((PERIPH) == USART2) || \ ((PERIPH) == USART3) || \ ((PERIPH) == UART4)) /** @defgroup USART_Word_Length * @{ */ #define USART_WordLength_8b ((uint16_t)0x0000) #define USART_WordLength_9b ((uint16_t)0x1000) #define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || \ ((LENGTH) == USART_WordLength_9b)) /** * @} */ /** @defgroup USART_Stop_Bits * @{ */ #define USART_StopBits_1 ((uint16_t)0x0000) #define USART_StopBits_0_5 ((uint16_t)0x1000) #define USART_StopBits_2 ((uint16_t)0x2000) #define USART_StopBits_1_5 ((uint16_t)0x3000) #define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || \ ((STOPBITS) == USART_StopBits_0_5) || \ ((STOPBITS) == USART_StopBits_2) || \ ((STOPBITS) == USART_StopBits_1_5)) /** * @} */ /** @defgroup USART_Parity * @{ */ #define USART_Parity_No ((uint16_t)0x0000) #define USART_Parity_Even ((uint16_t)0x0400) #define USART_Parity_Odd ((uint16_t)0x0600) #define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || \ ((PARITY) == USART_Parity_Even) || \ ((PARITY) == USART_Parity_Odd)) /** * @} */ /** @defgroup USART_Mode * @{ */ #define USART_Mode_Rx ((uint16_t)0x0004) #define USART_Mode_Tx ((uint16_t)0x0008) #define IS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00)) /** * @} */ /** @defgroup USART_Hardware_Flow_Control * @{ */ #define USART_HardwareFlowControl_None ((uint16_t)0x0000) #define USART_HardwareFlowControl_RTS ((uint16_t)0x0100) #define USART_HardwareFlowControl_CTS ((uint16_t)0x0200) #define USART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300) #define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)\ (((CONTROL) == USART_HardwareFlowControl_None) || \ ((CONTROL) == USART_HardwareFlowControl_RTS) || \ ((CONTROL) == USART_HardwareFlowControl_CTS) || \ ((CONTROL) == USART_HardwareFlowControl_RTS_CTS)) /** * @} */ /** @defgroup USART_Clock * @{ */ #define USART_Clock_Disable ((uint16_t)0x0000) #define USART_Clock_Enable ((uint16_t)0x0800) #define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || \ ((CLOCK) == USART_Clock_Enable)) /** * @} */ /** @defgroup USART_Clock_Polarity * @{ */ #define USART_CPOL_Low ((uint16_t)0x0000) #define USART_CPOL_High ((uint16_t)0x0400) #define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High)) /** * @} */ /** @defgroup USART_Clock_Phase * @{ */ #define USART_CPHA_1Edge ((uint16_t)0x0000) #define USART_CPHA_2Edge ((uint16_t)0x0200) #define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge)) /** * @} */ /** @defgroup USART_Last_Bit * @{ */ #define USART_LastBit_Disable ((uint16_t)0x0000) #define USART_LastBit_Enable ((uint16_t)0x0100) #define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || \ ((LASTBIT) == USART_LastBit_Enable)) /** * @} */ /** @defgroup USART_Interrupt_definition * @{ */ #define USART_IT_PE ((uint16_t)0x0028) #define USART_IT_TXE ((uint16_t)0x0727) #define USART_IT_TC ((uint16_t)0x0626) #define USART_IT_RXNE ((uint16_t)0x0525) #define USART_IT_IDLE ((uint16_t)0x0424) #define USART_IT_LBD ((uint16_t)0x0846) #define USART_IT_CTS ((uint16_t)0x096A) #define USART_IT_ERR ((uint16_t)0x0060) #define USART_IT_ORE ((uint16_t)0x0360) #define USART_IT_NE ((uint16_t)0x0260) #define USART_IT_FE ((uint16_t)0x0160) #define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \ ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \ ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR)) #define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \ ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \ ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \ ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE)) #define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS)) /** * @} */ /** @defgroup USART_DMA_Requests * @{ */ #define USART_DMAReq_Tx ((uint16_t)0x0080) #define USART_DMAReq_Rx ((uint16_t)0x0040) #define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00)) /** * @} */ /** @defgroup USART_WakeUp_methods * @{ */ #define USART_WakeUp_IdleLine ((uint16_t)0x0000) #define USART_WakeUp_AddressMark ((uint16_t)0x0800) #define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || \ ((WAKEUP) == USART_WakeUp_AddressMark)) /** * @} */ /** @defgroup USART_LIN_Break_Detection_Length * @{ */ #define USART_LINBreakDetectLength_10b ((uint16_t)0x0000) #define USART_LINBreakDetectLength_11b ((uint16_t)0x0020) #define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) \ (((LENGTH) == USART_LINBreakDetectLength_10b) || \ ((LENGTH) == USART_LINBreakDetectLength_11b)) /** * @} */ /** @defgroup USART_IrDA_Low_Power * @{ */ #define USART_IrDAMode_LowPower ((uint16_t)0x0004) #define USART_IrDAMode_Normal ((uint16_t)0x0000) #define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || \ ((MODE) == USART_IrDAMode_Normal)) /** * @} */ /** @defgroup USART_Flags * @{ */ #define USART_FLAG_CTS ((uint16_t)0x0200) #define USART_FLAG_LBD ((uint16_t)0x0100) #define USART_FLAG_TXE ((uint16_t)0x0080) #define USART_FLAG_TC ((uint16_t)0x0040) #define USART_FLAG_RXNE ((uint16_t)0x0020) #define USART_FLAG_IDLE ((uint16_t)0x0010) #define USART_FLAG_ORE ((uint16_t)0x0008) #define USART_FLAG_NE ((uint16_t)0x0004) #define USART_FLAG_FE ((uint16_t)0x0002) #define USART_FLAG_PE ((uint16_t)0x0001) #define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || \ ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || \ ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || \ ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \ ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE)) #define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16_t)0x00)) #define IS_USART_PERIPH_FLAG(PERIPH, USART_FLAG) ((((*(uint32_t*)&(PERIPH)) != UART4_BASE) &&\ ((*(uint32_t*)&(PERIPH)) != UART5_BASE)) \ || ((USART_FLAG) != USART_FLAG_CTS)) #define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 0x0044AA21)) #define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF) #define IS_USART_DATA(DATA) ((DATA) <= 0x1FF) /** * @} */ /** * @} */ /** @defgroup USART_Exported_Macros * @{ */ /** * @} */ /** @defgroup USART_Exported_Functions * @{ */ void USART_DeInit(USART_TypeDef* USARTx); void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct); void USART_StructInit(USART_InitTypeDef* USART_InitStruct); void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct); void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct); void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState); void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState); void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address); void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp); void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength); void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_SendData(USART_TypeDef* USARTx, uint16_t Data); uint16_t USART_ReceiveData(USART_TypeDef* USARTx); void USART_SendBreak(USART_TypeDef* USARTx); void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime); void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler); void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState); void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode); void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState); FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG); void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG); ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT); void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT); #ifdef __cplusplus } #endif // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif #endif /* __STM32F10x_USART_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/include/stm32f1-stdperiph/stm32f10x_wwdg.h ================================================ /** ****************************************************************************** * @file stm32f10x_wwdg.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file contains all the functions prototypes for the WWDG firmware * library. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_WWDG_H #define __STM32F10x_WWDG_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f10x.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @addtogroup WWDG * @{ */ /** @defgroup WWDG_Exported_Types * @{ */ /** * @} */ /** @defgroup WWDG_Exported_Constants * @{ */ /** @defgroup WWDG_Prescaler * @{ */ #define WWDG_Prescaler_1 ((uint32_t)0x00000000) #define WWDG_Prescaler_2 ((uint32_t)0x00000080) #define WWDG_Prescaler_4 ((uint32_t)0x00000100) #define WWDG_Prescaler_8 ((uint32_t)0x00000180) #define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || \ ((PRESCALER) == WWDG_Prescaler_2) || \ ((PRESCALER) == WWDG_Prescaler_4) || \ ((PRESCALER) == WWDG_Prescaler_8)) #define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F) #define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F)) /** * @} */ /** * @} */ /** @defgroup WWDG_Exported_Macros * @{ */ /** * @} */ /** @defgroup WWDG_Exported_Functions * @{ */ void WWDG_DeInit(void); void WWDG_SetPrescaler(uint32_t WWDG_Prescaler); void WWDG_SetWindowValue(uint8_t WindowValue); void WWDG_EnableIT(void); void WWDG_SetCounter(uint8_t Counter); void WWDG_Enable(uint8_t Counter); FlagStatus WWDG_GetFlagStatus(void); void WWDG_ClearFlag(void); #ifdef __cplusplus } #endif #endif /* __STM32F10x_WWDG_H */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/cmsis/README_DEVICE.txt ================================================ The system_stm32f10x.c file is from stsw-stm32054.zip, the folder: STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x The vectors_stm32f10x.c was created to conform to the startup_stm32f10x_xx*.s. ================================================ FILE: firmware/system/src/cmsis/system_stm32f10x.c ================================================ /** ****************************************************************************** * @file system_stm32f10x.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Source File. * * 1. This file provides two functions and one global variable to be called from * user application: * - SystemInit(): Setups the system clock (System clock source, PLL Multiplier * factors, AHB/APBx prescalers and Flash settings). * This function is called at startup just after reset and * before branch to main program. This call is made inside * the "startup_stm32f10x_xx.s" file. * * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used * by the user application to setup the SysTick * timer or configure other parameters. * * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must * be called whenever the core clock is changed * during program execution. * * 2. After each device reset the HSI (8 MHz) is used as system clock source. * Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to * configure the system clock before to branch to main program. * * 3. If the system clock source selected by user fails to startup, the SystemInit() * function will do nothing and HSI still used as system clock source. User can * add some code to deal with this issue inside the SetSysClock() function. * * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on * the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. * When HSE is used as system clock source, directly or through PLL, and you * are using different crystal you have to adapt the HSE value to your own * configuration. * ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /** @addtogroup CMSIS * @{ */ /** @addtogroup stm32f10x_system * @{ */ /** @addtogroup STM32F10x_System_Private_Includes * @{ */ #include "stm32f10x.h" /** * @} */ /** @addtogroup STM32F10x_System_Private_TypesDefinitions * @{ */ /** * @} */ /** @addtogroup STM32F10x_System_Private_Defines * @{ */ /*!< Uncomment the line corresponding to the desired System clock (SYSCLK) frequency (after reset the HSI is used as SYSCLK source) IMPORTANT NOTE: ============== 1. After each device reset the HSI is used as System clock source. 2. Please make sure that the selected System clock doesn't exceed your device's maximum frequency. 3. If none of the define below is enabled, the HSI is used as System clock source. 4. The System clock configuration functions provided within this file assume that: - For Low, Medium and High density Value line devices an external 8MHz crystal is used to drive the System clock. - For Low, Medium and High density devices an external 8MHz crystal is used to drive the System clock. - For Connectivity line devices an external 25MHz crystal is used to drive the System clock. If you are using different crystal you have to adapt those functions accordingly. */ #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) /* #define SYSCLK_FREQ_HSE HSE_VALUE */ #define SYSCLK_FREQ_24MHz 24000000 #else /* #define SYSCLK_FREQ_HSE HSE_VALUE */ /* #define SYSCLK_FREQ_24MHz 24000000 */ /* #define SYSCLK_FREQ_36MHz 36000000 */ /* #define SYSCLK_FREQ_48MHz 48000000 */ /* #define SYSCLK_FREQ_56MHz 56000000 */ #define SYSCLK_FREQ_72MHz 72000000 #endif /*!< Uncomment the following line if you need to use external SRAM mounted on STM3210E-EVAL board (STM32 High density and XL-density devices) or on STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL) /* #define DATA_IN_ExtSRAM */ #endif /*!< Uncomment the following line if you need to relocate your vector Table in Internal SRAM. */ /* #define VECT_TAB_SRAM */ #define VECT_TAB_OFFSET 0x0 /*!< Vector Table base offset field. This value must be a multiple of 0x200. */ /** * @} */ /** @addtogroup STM32F10x_System_Private_Macros * @{ */ /** * @} */ /** @addtogroup STM32F10x_System_Private_Variables * @{ */ /******************************************************************************* * Clock Definitions *******************************************************************************/ #ifdef SYSCLK_FREQ_HSE uint32_t SystemCoreClock = SYSCLK_FREQ_HSE; /*!< System Clock Frequency (Core Clock) */ #elif defined SYSCLK_FREQ_24MHz uint32_t SystemCoreClock = SYSCLK_FREQ_24MHz; /*!< System Clock Frequency (Core Clock) */ #elif defined SYSCLK_FREQ_36MHz uint32_t SystemCoreClock = SYSCLK_FREQ_36MHz; /*!< System Clock Frequency (Core Clock) */ #elif defined SYSCLK_FREQ_48MHz uint32_t SystemCoreClock = SYSCLK_FREQ_48MHz; /*!< System Clock Frequency (Core Clock) */ #elif defined SYSCLK_FREQ_56MHz uint32_t SystemCoreClock = SYSCLK_FREQ_56MHz; /*!< System Clock Frequency (Core Clock) */ #elif defined SYSCLK_FREQ_72MHz uint32_t SystemCoreClock = SYSCLK_FREQ_72MHz; /*!< System Clock Frequency (Core Clock) */ #else /*!< HSI Selected as System Clock source */ uint32_t SystemCoreClock = HSI_VALUE; /*!< System Clock Frequency (Core Clock) */ #endif __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}; /** * @} */ /** @addtogroup STM32F10x_System_Private_FunctionPrototypes * @{ */ static void SetSysClock(void); #ifdef SYSCLK_FREQ_HSE static void SetSysClockToHSE(void); #elif defined SYSCLK_FREQ_24MHz static void SetSysClockTo24(void); #elif defined SYSCLK_FREQ_36MHz static void SetSysClockTo36(void); #elif defined SYSCLK_FREQ_48MHz static void SetSysClockTo48(void); #elif defined SYSCLK_FREQ_56MHz static void SetSysClockTo56(void); #elif defined SYSCLK_FREQ_72MHz static void SetSysClockTo72(void); #endif #ifdef DATA_IN_ExtSRAM static void SystemInit_ExtMemCtl(void); #endif /* DATA_IN_ExtSRAM */ /** * @} */ /** @addtogroup STM32F10x_System_Private_Functions * @{ */ /** * @brief Setup the microcontroller system * Initialize the Embedded Flash Interface, the PLL and update the * SystemCoreClock variable. * @note This function should be used only after reset. * @param None * @retval None */ void SystemInit (void) { /* Reset the RCC clock configuration to the default reset state(for debug purpose) */ /* Set HSION bit */ RCC->CR |= (uint32_t)0x00000001; /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */ #ifndef STM32F10X_CL RCC->CFGR &= (uint32_t)0xF8FF0000; #else RCC->CFGR &= (uint32_t)0xF0FF0000; #endif /* STM32F10X_CL */ /* Reset HSEON, CSSON and PLLON bits */ RCC->CR &= (uint32_t)0xFEF6FFFF; /* Reset HSEBYP bit */ RCC->CR &= (uint32_t)0xFFFBFFFF; /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */ RCC->CFGR &= (uint32_t)0xFF80FFFF; #ifdef STM32F10X_CL /* Reset PLL2ON and PLL3ON bits */ RCC->CR &= (uint32_t)0xEBFFFFFF; /* Disable all interrupts and clear pending bits */ RCC->CIR = 0x00FF0000; /* Reset CFGR2 register */ RCC->CFGR2 = 0x00000000; #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) /* Disable all interrupts and clear pending bits */ RCC->CIR = 0x009F0000; /* Reset CFGR2 register */ RCC->CFGR2 = 0x00000000; #else /* Disable all interrupts and clear pending bits */ RCC->CIR = 0x009F0000; #endif /* STM32F10X_CL */ #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL) #ifdef DATA_IN_ExtSRAM SystemInit_ExtMemCtl(); #endif /* DATA_IN_ExtSRAM */ #endif /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */ /* Configure the Flash Latency cycles and enable prefetch buffer */ SetSysClock(); #ifdef VECT_TAB_SRAM SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */ #else SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */ #endif } /** * @brief Update SystemCoreClock variable according to Clock Register Values. * The SystemCoreClock variable contains the core clock (HCLK), it can * be used by the user application to setup the SysTick timer or configure * other parameters. * * @note Each time the core clock (HCLK) changes, this function must be called * to update SystemCoreClock variable value. Otherwise, any configuration * based on this variable will be incorrect. * * @note - The system frequency computed by this function is not the real * frequency in the chip. It is calculated based on the predefined * constant and the selected clock source: * * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*) * * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**) * * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) * or HSI_VALUE(*) multiplied by the PLL factors. * * (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value * 8 MHz) but the real value may vary depending on the variations * in voltage and temperature. * * (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value * 8 MHz or 25 MHz, depedning on the product used), user has to ensure * that HSE_VALUE is same as the real frequency of the crystal used. * Otherwise, this function may have wrong result. * * - The result of this function could be not correct when using fractional * value for HSE crystal. * @param None * @retval None */ void SystemCoreClockUpdate (void) { uint32_t tmp = 0, pllmull = 0, pllsource = 0; #ifdef STM32F10X_CL uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0; #endif /* STM32F10X_CL */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) uint32_t prediv1factor = 0; #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */ /* Get SYSCLK source -------------------------------------------------------*/ tmp = RCC->CFGR & RCC_CFGR_SWS; switch (tmp) { case 0x00: /* HSI used as system clock */ SystemCoreClock = HSI_VALUE; break; case 0x04: /* HSE used as system clock */ SystemCoreClock = HSE_VALUE; break; case 0x08: /* PLL used as system clock */ /* Get PLL clock source and multiplication factor ----------------------*/ pllmull = RCC->CFGR & RCC_CFGR_PLLMULL; pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; #ifndef STM32F10X_CL pllmull = ( pllmull >> 18) + 2; if (pllsource == 0x00) { /* HSI oscillator clock divided by 2 selected as PLL clock entry */ SystemCoreClock = (HSI_VALUE >> 1) * pllmull; } else { #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1; /* HSE oscillator clock selected as PREDIV1 clock entry */ SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; #else /* HSE selected as PLL clock entry */ if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET) {/* HSE oscillator clock divided by 2 */ SystemCoreClock = (HSE_VALUE >> 1) * pllmull; } else { SystemCoreClock = HSE_VALUE * pllmull; } #endif } #else pllmull = pllmull >> 18; if (pllmull != 0x0D) { pllmull += 2; } else { /* PLL multiplication factor = PLL input clock * 6.5 */ pllmull = 13 / 2; } if (pllsource == 0x00) { /* HSI oscillator clock divided by 2 selected as PLL clock entry */ SystemCoreClock = (HSI_VALUE >> 1) * pllmull; } else {/* PREDIV1 selected as PLL clock entry */ /* Get PREDIV1 clock source and division factor */ prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC; prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1; if (prediv1source == 0) { /* HSE oscillator clock selected as PREDIV1 clock entry */ SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; } else {/* PLL2 clock selected as PREDIV1 clock entry */ /* Get PREDIV2 division factor and PLL2 multiplication factor */ prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1; pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull; } } #endif /* STM32F10X_CL */ break; default: SystemCoreClock = HSI_VALUE; break; } /* Compute HCLK clock frequency ----------------*/ /* Get HCLK prescaler */ tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)]; /* HCLK clock frequency */ SystemCoreClock >>= tmp; } /** * @brief Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers. * @param None * @retval None */ static void SetSysClock(void) { #ifdef SYSCLK_FREQ_HSE SetSysClockToHSE(); #elif defined SYSCLK_FREQ_24MHz SetSysClockTo24(); #elif defined SYSCLK_FREQ_36MHz SetSysClockTo36(); #elif defined SYSCLK_FREQ_48MHz SetSysClockTo48(); #elif defined SYSCLK_FREQ_56MHz SetSysClockTo56(); #elif defined SYSCLK_FREQ_72MHz SetSysClockTo72(); #endif /* If none of the define above is enabled, the HSI is used as System clock source (default after reset) */ } /** * @brief Setup the external memory controller. Called in startup_stm32f10x.s * before jump to __main * @param None * @retval None */ #ifdef DATA_IN_ExtSRAM /** * @brief Setup the external memory controller. * Called in startup_stm32f10x_xx.s/.c before jump to main. * This function configures the external SRAM mounted on STM3210E-EVAL * board (STM32 High density devices). This SRAM will be used as program * data memory (including heap and stack). * @param None * @retval None */ void SystemInit_ExtMemCtl(void) { /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is required, then adjust the Register Addresses */ /* Enable FSMC clock */ RCC->AHBENR = 0x00000114; /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */ RCC->APB2ENR = 0x000001E0; /* --------------- SRAM Data lines, NOE and NWE configuration ---------------*/ /*---------------- SRAM Address lines configuration -------------------------*/ /*---------------- NOE and NWE configuration --------------------------------*/ /*---------------- NE3 configuration ----------------------------------------*/ /*---------------- NBL0, NBL1 configuration ---------------------------------*/ GPIOD->CRL = 0x44BB44BB; GPIOD->CRH = 0xBBBBBBBB; GPIOE->CRL = 0xB44444BB; GPIOE->CRH = 0xBBBBBBBB; GPIOF->CRL = 0x44BBBBBB; GPIOF->CRH = 0xBBBB4444; GPIOG->CRL = 0x44BBBBBB; GPIOG->CRH = 0x44444B44; /*---------------- FSMC Configuration ---------------------------------------*/ /*---------------- Enable FSMC Bank1_SRAM Bank ------------------------------*/ FSMC_Bank1->BTCR[4] = 0x00001011; FSMC_Bank1->BTCR[5] = 0x00000200; } #endif /* DATA_IN_ExtSRAM */ #ifdef SYSCLK_FREQ_HSE /** * @brief Selects HSE as System clock source and configure HCLK, PCLK2 * and PCLK1 prescalers. * @note This function should be used only after reset. * @param None * @retval None */ static void SetSysClockToHSE(void) { __IO uint32_t StartUpCounter = 0, HSEStatus = 0; /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ /* Enable HSE */ RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC->CR & RCC_CR_HSERDY; StartUpCounter++; } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); if ((RCC->CR & RCC_CR_HSERDY) != RESET) { HSEStatus = (uint32_t)0x01; } else { HSEStatus = (uint32_t)0x00; } if (HSEStatus == (uint32_t)0x01) { #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL /* Enable Prefetch Buffer */ FLASH->ACR |= FLASH_ACR_PRFTBE; /* Flash 0 wait state */ FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); #ifndef STM32F10X_CL FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0; #else if (HSE_VALUE <= 24000000) { FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0; } else { FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1; } #endif /* STM32F10X_CL */ #endif /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PCLK1 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; /* Select HSE as system clock source */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE; /* Wait till HSE is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04) { } } else { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */ } } #elif defined SYSCLK_FREQ_24MHz /** * @brief Sets System clock frequency to 24MHz and configure HCLK, PCLK2 * and PCLK1 prescalers. * @note This function should be used only after reset. * @param None * @retval None */ static void SetSysClockTo24(void) { __IO uint32_t StartUpCounter = 0, HSEStatus = 0; /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ /* Enable HSE */ RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC->CR & RCC_CR_HSERDY; StartUpCounter++; } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); if ((RCC->CR & RCC_CR_HSERDY) != RESET) { HSEStatus = (uint32_t)0x01; } else { HSEStatus = (uint32_t)0x00; } if (HSEStatus == (uint32_t)0x01) { #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL /* Enable Prefetch Buffer */ FLASH->ACR |= FLASH_ACR_PRFTBE; /* Flash 0 wait state */ FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0; #endif /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PCLK1 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; #ifdef STM32F10X_CL /* Configure PLLs ------------------------------------------------------*/ /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL6); /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */ RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10); /* Enable PLL2 */ RCC->CR |= RCC_CR_PLL2ON; /* Wait till PLL2 is ready */ while((RCC->CR & RCC_CR_PLL2RDY) == 0) { } #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /* PLL configuration: = (HSE / 2) * 6 = 24 MHz */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6); #else /* PLL configuration: = (HSE / 2) * 6 = 24 MHz */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6); #endif /* STM32F10X_CL */ /* Enable PLL */ RCC->CR |= RCC_CR_PLLON; /* Wait till PLL is ready */ while((RCC->CR & RCC_CR_PLLRDY) == 0) { } /* Select PLL as system clock source */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; /* Wait till PLL is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) { } } else { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */ } } #elif defined SYSCLK_FREQ_36MHz /** * @brief Sets System clock frequency to 36MHz and configure HCLK, PCLK2 * and PCLK1 prescalers. * @note This function should be used only after reset. * @param None * @retval None */ static void SetSysClockTo36(void) { __IO uint32_t StartUpCounter = 0, HSEStatus = 0; /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ /* Enable HSE */ RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC->CR & RCC_CR_HSERDY; StartUpCounter++; } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); if ((RCC->CR & RCC_CR_HSERDY) != RESET) { HSEStatus = (uint32_t)0x01; } else { HSEStatus = (uint32_t)0x00; } if (HSEStatus == (uint32_t)0x01) { /* Enable Prefetch Buffer */ FLASH->ACR |= FLASH_ACR_PRFTBE; /* Flash 1 wait state */ FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1; /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PCLK1 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; #ifdef STM32F10X_CL /* Configure PLLs ------------------------------------------------------*/ /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL9); /*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */ RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10); /* Enable PLL2 */ RCC->CR |= RCC_CR_PLL2ON; /* Wait till PLL2 is ready */ while((RCC->CR & RCC_CR_PLL2RDY) == 0) { } #else /* PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9); #endif /* STM32F10X_CL */ /* Enable PLL */ RCC->CR |= RCC_CR_PLLON; /* Wait till PLL is ready */ while((RCC->CR & RCC_CR_PLLRDY) == 0) { } /* Select PLL as system clock source */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; /* Wait till PLL is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) { } } else { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */ } } #elif defined SYSCLK_FREQ_48MHz /** * @brief Sets System clock frequency to 48MHz and configure HCLK, PCLK2 * and PCLK1 prescalers. * @note This function should be used only after reset. * @param None * @retval None */ static void SetSysClockTo48(void) { __IO uint32_t StartUpCounter = 0, HSEStatus = 0; /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ /* Enable HSE */ RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC->CR & RCC_CR_HSERDY; StartUpCounter++; } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); if ((RCC->CR & RCC_CR_HSERDY) != RESET) { HSEStatus = (uint32_t)0x01; } else { HSEStatus = (uint32_t)0x00; } if (HSEStatus == (uint32_t)0x01) { /* Enable Prefetch Buffer */ FLASH->ACR |= FLASH_ACR_PRFTBE; /* Flash 1 wait state */ FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1; /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PCLK1 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2; #ifdef STM32F10X_CL /* Configure PLLs ------------------------------------------------------*/ /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */ RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5); /* Enable PLL2 */ RCC->CR |= RCC_CR_PLL2ON; /* Wait till PLL2 is ready */ while((RCC->CR & RCC_CR_PLL2RDY) == 0) { } /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL6); #else /* PLL configuration: PLLCLK = HSE * 6 = 48 MHz */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6); #endif /* STM32F10X_CL */ /* Enable PLL */ RCC->CR |= RCC_CR_PLLON; /* Wait till PLL is ready */ while((RCC->CR & RCC_CR_PLLRDY) == 0) { } /* Select PLL as system clock source */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; /* Wait till PLL is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) { } } else { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */ } } #elif defined SYSCLK_FREQ_56MHz /** * @brief Sets System clock frequency to 56MHz and configure HCLK, PCLK2 * and PCLK1 prescalers. * @note This function should be used only after reset. * @param None * @retval None */ static void SetSysClockTo56(void) { __IO uint32_t StartUpCounter = 0, HSEStatus = 0; /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ /* Enable HSE */ RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC->CR & RCC_CR_HSERDY; StartUpCounter++; } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); if ((RCC->CR & RCC_CR_HSERDY) != RESET) { HSEStatus = (uint32_t)0x01; } else { HSEStatus = (uint32_t)0x00; } if (HSEStatus == (uint32_t)0x01) { /* Enable Prefetch Buffer */ FLASH->ACR |= FLASH_ACR_PRFTBE; /* Flash 2 wait state */ FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2; /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PCLK1 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2; #ifdef STM32F10X_CL /* Configure PLLs ------------------------------------------------------*/ /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */ RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5); /* Enable PLL2 */ RCC->CR |= RCC_CR_PLL2ON; /* Wait till PLL2 is ready */ while((RCC->CR & RCC_CR_PLL2RDY) == 0) { } /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL7); #else /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7); #endif /* STM32F10X_CL */ /* Enable PLL */ RCC->CR |= RCC_CR_PLLON; /* Wait till PLL is ready */ while((RCC->CR & RCC_CR_PLLRDY) == 0) { } /* Select PLL as system clock source */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; /* Wait till PLL is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) { } } else { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */ } } #elif defined SYSCLK_FREQ_72MHz /** * @brief Sets System clock frequency to 72MHz and configure HCLK, PCLK2 * and PCLK1 prescalers. * @note This function should be used only after reset. * @param None * @retval None */ static void SetSysClockTo72(void) { __IO uint32_t StartUpCounter = 0, HSEStatus = 0; /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ /* Enable HSE */ RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC->CR & RCC_CR_HSERDY; StartUpCounter++; } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); if ((RCC->CR & RCC_CR_HSERDY) != RESET) { HSEStatus = (uint32_t)0x01; } else { HSEStatus = (uint32_t)0x00; } if (HSEStatus == (uint32_t)0x01) { /* Enable Prefetch Buffer */ FLASH->ACR |= FLASH_ACR_PRFTBE; /* Flash 2 wait state */ FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2; /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PCLK1 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2; #ifdef STM32F10X_CL /* Configure PLLs ------------------------------------------------------*/ /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */ RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5); /* Enable PLL2 */ RCC->CR |= RCC_CR_PLL2ON; /* Wait till PLL2 is ready */ while((RCC->CR & RCC_CR_PLL2RDY) == 0) { } /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL9); #else /* PLL configuration: PLLCLK = HSE * 9 = 72 MHz */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9); #endif /* STM32F10X_CL */ /* Enable PLL */ RCC->CR |= RCC_CR_PLLON; /* Wait till PLL is ready */ while((RCC->CR & RCC_CR_PLLRDY) == 0) { } /* Select PLL as system clock source */ RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; /* Wait till PLL is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) { } } else { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */ } } #endif /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/cmsis/vectors_stm32f10x.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #include "cortexm/ExceptionHandlers.h" // ---------------------------------------------------------------------------- void __attribute__((weak)) Default_Handler(void); // Forward declaration of the specific IRQ handlers. These are aliased // to the Default_Handler, which is a 'forever' loop. When the application // defines a handler (with the same name), this will automatically take // precedence over these weak definitions void __attribute__ ((weak, alias ("Default_Handler"))) WWDG_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) PVD_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TAMPER_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) RTC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) FLASH_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) RCC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI0_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI4_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel4_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel5_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel6_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA1_Channel7_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) ADC1_2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) USB_HP_CAN1_TX_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) USB_LP_CAN1_RX0_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN1_RX1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN1_SCE_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI9_5_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_BRK_TIM9_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_UP_TIM10_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_TRG_COM_TIM11_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_BRK_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_UP_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_TRG_COM_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_CC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM4_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) I2C1_EV_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) I2C1_ER_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) I2C2_EV_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) I2C2_ER_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) SPI1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) SPI2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) USART1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) USART2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) USART3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) EXTI15_10_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) RTCAlarm_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) USBWakeUp_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_BRK_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_UP_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_TRG_COM_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_BRK_TIM12_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_UP_TIM13_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_TRG_COM_TIM14_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM8_CC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) ADC3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) FSMC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) SDIO_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM5_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) SPI3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) UART4_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) UART5_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM6_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM7_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA2_Channel1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA2_Channel2_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA2_Channel3_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA2_Channel4_5_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN1_TX_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN1_RX0_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) OTG_FS_WKUP_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA2_Channel4_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) DMA2_Channel5_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) ETH_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) ETH_WKUP_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN2_TX_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN2_RX0_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN2_RX1_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CAN2_SCE_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) OTG_FS_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_BRK_TIM15_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_UP_TIM16_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM1_TRG_COM_TIM17_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) CEC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM6_DAC_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM12_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM13_IRQHandler(void); void __attribute__ ((weak, alias ("Default_Handler"))) TIM14_IRQHandler(void); // ---------------------------------------------------------------------------- extern unsigned int _estack; typedef void (* const pHandler)(void); // ---------------------------------------------------------------------------- // The vector table. // This relies on the linker script to place at correct location in memory. __attribute__ ((section(".isr_vector"))) pHandler __isr_vectors[] = { // Core Level - CM3 (pHandler) &_estack, // The initial stack pointer Reset_Handler, // The reset handler NMI_Handler, // The NMI handler HardFault_Handler, // The hard fault handler #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) MemManage_Handler, // The MPU fault handler BusFault_Handler, // The bus fault handler UsageFault_Handler, // The usage fault handler #else 0, 0, 0, // Reserved #endif 0, // Reserved 0, // Reserved 0, // Reserved 0, // Reserved SVC_Handler, // SVCall handler #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) DebugMon_Handler, // Debug monitor handler #else 0, // Reserved #endif 0, // Reserved PendSV_Handler, // The PendSV handler SysTick_Handler, // The SysTick handler // ---------------------------------------------------------------------- // Chip Level - STM32F10x WWDG_IRQHandler, // Window WatchDog PVD_IRQHandler, // PVD through EXTI Line detection TAMPER_IRQHandler, // Tamper through the EXTI line RTC_IRQHandler, // RTC Wakeup through the EXTI line FLASH_IRQHandler, // FLASH RCC_IRQHandler, // RCC EXTI0_IRQHandler, // EXTI Line0 EXTI1_IRQHandler, // EXTI Line1 EXTI2_IRQHandler, // EXTI Line2 EXTI3_IRQHandler, // EXTI Line3 EXTI4_IRQHandler, // EXTI Line4 DMA1_Channel1_IRQHandler, // DMA1 Channel 1 DMA1_Channel2_IRQHandler, // DMA1 Channel 2 DMA1_Channel3_IRQHandler, // DMA1 Channel 3 DMA1_Channel4_IRQHandler, // DMA1 Channel 4 DMA1_Channel5_IRQHandler, // DMA1 Channel 5 DMA1_Channel6_IRQHandler, // DMA1 Channel 6 DMA1_Channel7_IRQHandler, // DMA1 Channel 7 ADC1_2_IRQHandler, // ADC1, ADC2 #if defined(STM32F10X_LD) USB_HP_CAN1_TX_IRQHandler, // USB_LP_CAN1_RX0_IRQHandler, // CAN1_RX1_IRQHandler, // CAN1_SCE_IRQHandler, // EXTI9_5_IRQHandler, // TIM1_BRK_IRQHandler, // TIM1_UP_IRQHandler, // TIM1_TRG_COM_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // 0, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // 0, // 0, // SPI1_IRQHandler, // 0, // USART1_IRQHandler, // USART2_IRQHandler, // 0, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // USBWakeUp_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x108. This is for boot in RAM mode for STM32F10x Low Density devices. (pHandler)0xF108F85F #elif defined(STM32F10X_MD) USB_HP_CAN1_TX_IRQHandler, // USB_LP_CAN1_RX0_IRQHandler, // CAN1_RX1_IRQHandler, // CAN1_SCE_IRQHandler, // EXTI9_5_IRQHandler, // TIM1_BRK_IRQHandler, // TIM1_UP_IRQHandler, // TIM1_TRG_COM_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // TIM4_IRQHandler, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // I2C2_EV_IRQHandler, // I2C2_ER_IRQHandler, // SPI1_IRQHandler, // SPI2_IRQHandler, // USART1_IRQHandler, // USART2_IRQHandler, // USART3_IRQHandler, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // USBWakeUp_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x108. This is for boot in RAM mode for STM32F10x Low Density devices. (pHandler)0xF108F85F #elif defined(STM32F10X_HD) USB_HP_CAN1_TX_IRQHandler, // USB_LP_CAN1_RX0_IRQHandler, // CAN1_RX1_IRQHandler, // CAN1_SCE_IRQHandler, // EXTI9_5_IRQHandler, // TIM1_BRK_IRQHandler, // TIM1_UP_IRQHandler, // TIM1_TRG_COM_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // TIM4_IRQHandler, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // I2C2_EV_IRQHandler, // I2C2_ER_IRQHandler, // SPI1_IRQHandler, // SPI2_IRQHandler, // USART1_IRQHandler, // USART2_IRQHandler, // USART3_IRQHandler, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // USBWakeUp_IRQHandler, // TIM8_BRK_IRQHandler, // TIM8_UP_IRQHandler, // TIM8_TRG_COM_IRQHandler, // TIM8_CC_IRQHandler, // ADC3_IRQHandler, // FSMC_IRQHandler, // SDIO_IRQHandler, // TIM5_IRQHandler, // SPI3_IRQHandler, // UART4_IRQHandler, // UART5_IRQHandler, // TIM6_IRQHandler, // TIM7_IRQHandler, // DMA2_Channel1_IRQHandler, // DMA2_Channel2_IRQHandler, // DMA2_Channel3_IRQHandler, // DMA2_Channel4_5_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x1E0. This is for boot in RAM mode for STM32F10x High Density devices. (pHandler)0xF1E0F85F #elif defined(STM32F10X_XL) USB_HP_CAN1_TX_IRQHandler, // USB_LP_CAN1_RX0_IRQHandler, // CAN1_RX1_IRQHandler, // CAN1_SCE_IRQHandler, // EXTI9_5_IRQHandler, // TIM1_BRK_TIM9_IRQHandler, // TIM1_UP_TIM10_IRQHandler, // TIM1_TRG_COM_TIM11_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // TIM4_IRQHandler, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // I2C2_EV_IRQHandler, // I2C2_ER_IRQHandler, // SPI1_IRQHandler, // SPI2_IRQHandler, // USART1_IRQHandler, // USART2_IRQHandler, // USART3_IRQHandler, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // USBWakeUp_IRQHandler, // TIM8_BRK_TIM12_IRQHandler, // TIM8_UP_TIM13_IRQHandler, // TIM8_TRG_COM_TIM14_IRQHandler, // TIM8_CC_IRQHandler, // ADC3_IRQHandler, // FSMC_IRQHandler, // SDIO_IRQHandler, // TIM5_IRQHandler, // SPI3_IRQHandler, // UART4_IRQHandler, // UART5_IRQHandler, // TIM6_IRQHandler, // TIM7_IRQHandler, // DMA2_Channel1_IRQHandler, // DMA2_Channel2_IRQHandler, // DMA2_Channel3_IRQHandler, // DMA2_Channel4_5_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x1E0. This is for boot in RAM mode for STM32F10x Connectivity line Devices. (pHandler)0xF1E0F85F #elif defined(STM32F10X_CL) CAN1_TX_IRQHandler, // CAN1_RX0_IRQHandler, // CAN1_RX1_IRQHandler, // CAN1_SCE_IRQHandler, // EXTI9_5_IRQHandler, // TIM1_BRK_IRQHandler, // TIM1_UP_IRQHandler, // TIM1_TRG_COM_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // TIM4_IRQHandler, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // I2C2_EV_IRQHandler, // I2C2_ER_IRQHandler, // SPI1_IRQHandler, // SPI2_IRQHandler, // USART1_IRQHandler, // USART2_IRQHandler, // USART3_IRQHandler, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // OTG_FS_WKUP_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // TIM5_IRQHandler, // SPI3_IRQHandler, // UART4_IRQHandler, // UART5_IRQHandler, // TIM6_IRQHandler, // TIM7_IRQHandler, // DMA2_Channel1_IRQHandler, // DMA2_Channel2_IRQHandler, // DMA2_Channel3_IRQHandler, // DMA2_Channel4_IRQHandler, // DMA2_Channel5_IRQHandler, // ETH_IRQHandler, // ETH_WKUP_IRQHandler, // CAN2_TX_IRQHandler, // CAN2_RX0_IRQHandler, // CAN2_RX1_IRQHandler, // CAN2_SCE_IRQHandler, // OTG_FS_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x1E0. This is for boot in RAM mode for STM32F10x Connectivity line Devices. (pHandler)0xF1E0F85F #elif defined(STM32F10X_LD_VL) 0, // 0, // 0, // 0, // EXTI9_5_IRQHandler, // TIM1_BRK_TIM15_IRQHandler, // TIM1_UP_TIM16_IRQHandler, // TIM1_TRG_COM_TIM17_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // 0, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // 0, // 0, // SPI1_IRQHandler, // 0, // USART1_IRQHandler, // USART2_IRQHandler, // 0, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // CEC_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // TIM6_DAC_IRQHandler, // TIM7_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x01CC. This is for boot in RAM mode for STM32F10x Low Density Value Line devices. (pHandler)0xF108F85F #elif defined(STM32F10X_MD_VL) 0, // 0, // 0, // 0, // EXTI9_5_IRQHandler, // TIM1_BRK_TIM15_IRQHandler, // TIM1_UP_TIM16_IRQHandler, // TIM1_TRG_COM_TIM17_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // TIM4_IRQHandler, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // I2C2_EV_IRQHandler, // I2C2_ER_IRQHandler, // SPI1_IRQHandler, // SPI2_IRQHandler, // USART1_IRQHandler, // USART2_IRQHandler, // USART3_IRQHandler, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // CEC_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // TIM6_DAC_IRQHandler, // TIM7_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x01CC. This is for boot in RAM mode for STM32F10x Low Density Value Line devices. (pHandler)0xF108F85F #elif defined(STM32F10X_HD_VL) 0, // 0, // 0, // 0, // EXTI9_5_IRQHandler, // TIM1_BRK_TIM15_IRQHandler, // TIM1_UP_TIM16_IRQHandler, // TIM1_TRG_COM_TIM17_IRQHandler, // TIM1_CC_IRQHandler, // TIM2_IRQHandler, // TIM3_IRQHandler, // TIM4_IRQHandler, // I2C1_EV_IRQHandler, // I2C1_ER_IRQHandler, // I2C2_EV_IRQHandler, // I2C2_ER_IRQHandler, // SPI1_IRQHandler, // SPI2_IRQHandler, // USART1_IRQHandler, // USART2_IRQHandler, // USART3_IRQHandler, // EXTI15_10_IRQHandler, // RTCAlarm_IRQHandler, // CEC_IRQHandler, // TIM12_IRQHandler, // TIM13_IRQHandler, // TIM14_IRQHandler, // 0, // 0, // 0, // 0, // TIM5_IRQHandler, // SPI3_IRQHandler, // UART4_IRQHandler, // UART5_IRQHandler, // TIM6_DAC_IRQHandler, // TIM7_IRQHandler, // DMA2_Channel1_IRQHandler, // DMA2_Channel2_IRQHandler, // DMA2_Channel3_IRQHandler, // DMA2_Channel4_5_IRQHandler, // DMA2_Channel5_IRQHandler, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // 0, // // @0x1E0. This is for boot in RAM mode for STM32F10x High Density Value line devices. (pHandler)0xF108F85F #else #error "missing vectors" #endif }; // ---------------------------------------------------------------------------- // Processor ends up here if an unexpected interrupt occurs or a specific // handler is not present in the application code. void __attribute__ ((section(".after_vectors"))) Default_Handler(void) { while (1) { } } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/cortexm/_initialize_hardware.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #include "cmsis_device.h" // ---------------------------------------------------------------------------- // Forward declarations. void __initialize_hardware(void); // ---------------------------------------------------------------------------- // This is the default hardware initialisation routine, it can be // redefined in the application for more complex applications that // require early inits (before constructors), otherwise these can // be done in main(). // // Called early from _start(), right after data & bss init, before // constructors. // // After Reset the Cortex-M processor is in Thread mode, // priority is Privileged, and the Stack is set to Main. void __attribute__((weak)) __initialize_hardware(void) { // Call the CSMSIS system initialisation routine. SystemInit(); #if defined (__VFP_FP__) && !defined (__SOFTFP__) // Enable the Cortex-M4 FPU only when -mfloat-abi=hard. // Code taken from Section 7.1, Cortex-M4 TRM (DDI0439C) // Set bits 20-23 to enable CP10 and CP11 coprocessor SCB->CPACR |= (0xF << 20); #endif // (__VFP_FP__) && !(__SOFTFP__) } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/cortexm/_reset_hardware.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #include "cmsis_device.h" // ---------------------------------------------------------------------------- extern void __attribute__((noreturn)) NVIC_SystemReset(void); // ---------------------------------------------------------------------------- // Forward declarations void __reset_hardware(void); // ---------------------------------------------------------------------------- // This is the default hardware reset routine; it can be // redefined in the application for more complex applications. // // Called from _exit(). void __attribute__((weak,noreturn)) __reset_hardware() { NVIC_SystemReset(); } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/cortexm/exception_handlers.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #include "cortexm/ExceptionHandlers.h" // ---------------------------------------------------------------------------- extern void __attribute__((noreturn)) _start(void); // ---------------------------------------------------------------------------- // Default exception handlers. Override the ones here by defining your own // handler routines in your application code. // ---------------------------------------------------------------------------- #if defined(DEBUG) // The DEBUG version is not naked, to allow breakpoints at Reset_Handler void __attribute__ ((section(".after_vectors"),noreturn)) Reset_Handler (void) { _start (); } #else // The Release version is optimised to a quick branch to _start. void __attribute__ ((section(".after_vectors"),naked)) Reset_Handler(void) { asm volatile ( " b _start \n" : : : ); } #endif void __attribute__ ((section(".after_vectors"),weak)) NMI_Handler(void) { while (1) { } } void __attribute__ ((section(".after_vectors"),weak)) HardFault_Handler(void) { while (1) { } } #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) void __attribute__ ((section(".after_vectors"),weak)) MemManage_Handler(void) { while (1) { } } void __attribute__ ((section(".after_vectors"),weak)) BusFault_Handler(void) { while (1) { } } void __attribute__ ((section(".after_vectors"),weak)) UsageFault_Handler(void) { while (1) { } } #endif void __attribute__ ((section(".after_vectors"),weak)) SVC_Handler(void) { while (1) { } } #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) void __attribute__ ((section(".after_vectors"),weak)) DebugMon_Handler(void) { while (1) { } } #endif void __attribute__ ((section(".after_vectors"),weak)) PendSV_Handler(void) { while (1) { } } void __attribute__ ((section(".after_vectors"),weak)) SysTick_Handler(void) { while (1) { } } ================================================ FILE: firmware/system/src/diag/Trace.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #if defined(TRACE) #include #include #include "diag/Trace.h" #include "string.h" #ifndef OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE #define OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE (128) #endif // ---------------------------------------------------------------------------- int trace_printf(const char* format, ...) { int ret; va_list ap; va_start (ap, format); // TODO: rewrite it to no longer use newlib, it is way too heavy static char buf[OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE]; // Print to the local buffer ret = vsnprintf (buf, sizeof(buf), format, ap); if (ret > 0) { // Transfer the buffer to the device ret = trace_write (buf, (size_t)ret); } va_end (ap); return ret; } int trace_puts(const char *s) { trace_write(s, strlen(s)); return trace_write("\n", 1); } int trace_putchar(int c) { trace_write((const char*)&c, 1); return c; } void trace_dump_args(int argc, char* argv[]) { trace_printf("main(argc=%d, argv=[", argc); for (int i = 0; i < argc; ++i) { if (i != 0) { trace_printf(", "); } trace_printf("\"%s\"", argv[i]); } trace_printf("]);\n"); } // ---------------------------------------------------------------------------- #endif // TRACE ================================================ FILE: firmware/system/src/diag/trace_impl.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #if defined(TRACE) #include "cmsis_device.h" #include "diag/Trace.h" // ---------------------------------------------------------------------------- // One of these definitions must be passed via the compiler command line // Note: small Cortex-M0/M0+ might implement a simplified debug interface. //#define OS_USE_TRACE_ITM //#define OS_USE_TRACE_SEMIHOSTING_DEBUG //#define OS_USE_TRACE_SEMIHOSTING_STDOUT #if !(defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)) #if defined(OS_USE_TRACE_ITM) #undef OS_USE_TRACE_ITM #warning "ITM unavailable" #endif // defined(OS_USE_TRACE_ITM) #endif // !(defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)) // ---------------------------------------------------------------------------- // Forward definitions. #if defined(OS_USE_TRACE_ITM) static ssize_t _trace_write_itm (const char* buf, size_t nbyte); #endif #if defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) static ssize_t _trace_write_semihosting_stdout(const char* buf, size_t nbyte); #endif #if defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) static ssize_t _trace_write_semihosting_debug(const char* buf, size_t nbyte); #endif // ---------------------------------------------------------------------------- void trace_initialize(void) { // No initialisations required for ITM / semihosting } // ---------------------------------------------------------------------------- // This function is called from _write() for fd==1 or fd==2 and from some // of the trace_* functions. ssize_t trace_write (const char* buf __attribute__((unused)), size_t nbyte __attribute__((unused))) { #if defined(OS_USE_TRACE_ITM) return _trace_write_itm (buf, nbyte); #elif defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) return _trace_write_semihosting_stdout(buf, nbyte); #elif defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) return _trace_write_semihosting_debug(buf, nbyte); #endif return -1; } // ---------------------------------------------------------------------------- #if defined(OS_USE_TRACE_ITM) #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) // ITM is the ARM standard mechanism, running over SWD/SWO on Cortex-M3/M4 // devices, and is the recommended setting, if available. // // The JLink probe and the GDB server fully support SWD/SWO // and the JLink Debugging plug-in enables it by default. // The current OpenOCD does not include support to parse the SWO stream, // so this configuration will not work on OpenOCD (will not crash, but // nothing will be displayed in the output console). #if !defined(OS_INTEGER_TRACE_ITM_STIMULUS_PORT) #define OS_INTEGER_TRACE_ITM_STIMULUS_PORT (0) #endif static ssize_t _trace_write_itm (const char* buf, size_t nbyte) { for (size_t i = 0; i < nbyte; i++) { // Check if ITM or the stimulus port are not enabled if (((ITM->TCR & ITM_TCR_ITMENA_Msk) == 0) || ((ITM->TER & (1UL << OS_INTEGER_TRACE_ITM_STIMULUS_PORT)) == 0)) { return (ssize_t)i; // return the number of sent characters (may be 0) } // Wait until STIMx is ready... while (ITM->PORT[OS_INTEGER_TRACE_ITM_STIMULUS_PORT].u32 == 0) ; // then send data, one byte at a time ITM->PORT[OS_INTEGER_TRACE_ITM_STIMULUS_PORT].u8 = (uint8_t) (*buf++); } return (ssize_t)nbyte; // all characters successfully sent } #endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) #endif // OS_USE_TRACE_ITM // ---------------------------------------------------------------------------- #if defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) #include "arm/semihosting.h" // Semihosting is the other output channel that can be used for the trace // messages. It comes in two flavours: STDOUT and DEBUG. The STDOUT channel // is the equivalent of the stdout in POSIX and in most cases it is forwarded // to the GDB server stdout stream. The debug channel is a separate // channel. STDOUT is buffered, so nothing is displayed until a \n; // DEBUG is not buffered, but can be slow. // // Choosing between semihosting stdout and debug depends on the capabilities // of your GDB server, and also on specific needs. It is recommended to test // DEBUG first, and if too slow, try STDOUT. // // The JLink GDB server fully support semihosting, and both configurations // are available; to activate it, use "monitor semihosting enable" or check // the corresponding button in the JLink Debugging plug-in. // In OpenOCD, support for semihosting can be enabled using // "monitor arm semihosting enable". // // Note: Applications built with semihosting output active cannot be // executed without the debugger connected and active, since they use // BKPT to communicate with the host. Attempts to run them standalone or // without semihosting enabled will usually be terminated with hardware faults. #endif // OS_USE_TRACE_SEMIHOSTING_DEBUG_* // ---------------------------------------------------------------------------- #if defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) static ssize_t _trace_write_semihosting_stdout (const char* buf, size_t nbyte) { #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) // Check if the debugger is enabled. CoreDebug is available only on CM3/CM4. // [Contributed by SourceForge user diabolo38] if ((CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) == 0) { // If not, pretend we wrote all bytes return (ssize_t) (nbyte); } #endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) static int handle; void* block[3]; int ret; if (handle == 0) { // On the first call get the file handle from the host block[0] = ":tt"; // special filename to be used for stdin/out/err block[1] = (void*) 4; // mode "w" // length of ":tt", except null terminator block[2] = (void*) (sizeof(":tt") - 1); ret = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); if (ret == -1) return -1; handle = ret; } block[0] = (void*) handle; block[1] = (void*) buf; block[2] = (void*) nbyte; // send character array to host file/device ret = call_host (SEMIHOSTING_SYS_WRITE, (void*) block); // this call returns the number of bytes NOT written (0 if all ok) // -1 is not a legal value, but SEGGER seems to return it if (ret == -1) return -1; // The compliant way of returning errors if (ret == (int) nbyte) return -1; // Return the number of bytes written return (ssize_t) (nbyte) - (ssize_t) ret; } #endif // OS_USE_TRACE_SEMIHOSTING_STDOUT // ---------------------------------------------------------------------------- #if defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) #define OS_INTEGER_TRACE_TMP_ARRAY_SIZE (16) static ssize_t _trace_write_semihosting_debug (const char* buf, size_t nbyte) { #if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) // Check if the debugger is enabled. CoreDebug is available only on CM3/CM4. // [Contributed by SourceForge user diabolo38] if ((CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) == 0) { // If not, pretend we wrote all bytes return (ssize_t) (nbyte); } #endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) // Since the single character debug channel is quite slow, try to // optimise and send a null terminated string, if possible. if (buf[nbyte] == '\0') { // send string call_host (SEMIHOSTING_SYS_WRITE0, (void*) buf); } else { // If not, use a local buffer to speed things up char tmp[OS_INTEGER_TRACE_TMP_ARRAY_SIZE]; size_t togo = nbyte; while (togo > 0) { unsigned int n = ((togo < sizeof(tmp)) ? togo : sizeof(tmp)); unsigned int i = 0; for (; i < n; ++i, ++buf) { tmp[i] = *buf; } tmp[i] = '\0'; call_host (SEMIHOSTING_SYS_WRITE0, (void*) tmp); togo -= n; } } // All bytes written return (ssize_t) nbyte; } #endif // OS_USE_TRACE_SEMIHOSTING_DEBUG #endif // TRACE // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/newlib/README.txt ================================================ The following files extend or replace some of the the newlib functionality: _startup.c: a customised startup sequence, written in C _exit.c: a customised exit() implementation _syscalls.c: local versions of the libnosys/librdimon code _sbrk.c: a custom _sbrk() to match the actual linker scripts assert.c: implementation for the asserion macros _cxx.cpp: local versions of some C++ support, to avoid references to large functions. ================================================ FILE: firmware/system/src/newlib/_cxx.cpp ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- // These functions are redefined locally, to avoid references to some // heavy implementations in the standard C++ library. // ---------------------------------------------------------------------------- #include #include #include "diag/Trace.h" // ---------------------------------------------------------------------------- namespace __gnu_cxx { void __attribute__((noreturn)) __verbose_terminate_handler(); void __verbose_terminate_handler() { trace_puts(__func__); abort(); } } // ---------------------------------------------------------------------------- extern "C" { void __attribute__((noreturn)) __cxa_pure_virtual(); void __cxa_pure_virtual() { trace_puts(__func__); abort(); } } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/newlib/_exit.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #include #include "diag/Trace.h" // ---------------------------------------------------------------------------- extern void __attribute__((noreturn)) __reset_hardware(void); // ---------------------------------------------------------------------------- // Forward declaration void _exit(int code); // ---------------------------------------------------------------------------- // On Release, call the hardware reset procedure. // On Debug we just enter an infinite loop, to be used as landmark when halting // the debugger. // // It can be redefined in the application, if more functionality // is required. void __attribute__((weak)) _exit(int code __attribute__((unused))) { #if !defined(DEBUG) __reset_hardware(); #endif // TODO: write on trace while (1) ; } // ---------------------------------------------------------------------------- void __attribute__((weak,noreturn)) abort(void) { trace_puts("abort(), exiting..."); _exit(1); } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/newlib/_sbrk.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- #include #include // ---------------------------------------------------------------------------- caddr_t _sbrk(int incr); // ---------------------------------------------------------------------------- // The definitions used here should be kept in sync with the // stack definitions in the linker script. caddr_t _sbrk(int incr) { extern char _Heap_Begin; // Defined by the linker. extern char _Heap_Limit; // Defined by the linker. static char* current_heap_end; char* current_block_address; if (current_heap_end == 0) current_heap_end = &_Heap_Begin; current_block_address = current_heap_end; // Need to align heap to word boundary, else will get // hard faults on Cortex-M0. So we assume that heap starts on // word boundary, hence make sure we always add a multiple of // 4 to it. incr = (incr + 3) & (~3); // align value to 4 if (current_heap_end + incr > &_Heap_Limit) { // Some of the libstdc++-v3 tests rely upon detecting // out of memory errors, so do not abort here. #if 0 extern void abort (void); _write (1, "_sbrk: Heap and stack collision\n", 32); abort (); #else // Heap has overflowed errno = ENOMEM; return (caddr_t) -1; #endif } current_heap_end += incr; return (caddr_t) current_block_address; } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/newlib/_startup.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // ---------------------------------------------------------------------------- // This module contains the startup code for a portable embedded // C/C++ application, built with newlib. // // Control reaches here from the reset handler via jump or call. // // The actual steps performed by _start are: // - clear the BSS area // - copy the initialised data section // - initialise the system // - run the preinit/init array (for the C++ static constructors) // - initialise the arc/argv // - branch to main() // - run the fini array (for the C++ static destructors) // - call _exit(), directly or via exit() // // The normal configuration is standalone, with all support // functions implemented locally. // // For this to be called, the project linker must be configured without // the startup sequence (-nostartfiles). // ---------------------------------------------------------------------------- #include #include // ---------------------------------------------------------------------------- #define OS_INCLUDE_STARTUP_GUARD_CHECKS (1) // ---------------------------------------------------------------------------- // Begin address for the initialisation values of the .data section. // defined in linker script extern unsigned int _sidata; // Begin address for the .data section; defined in linker script extern unsigned int _sdata; // End address for the .data section; defined in linker script extern unsigned int _edata; // Begin address for the .bss section; defined in linker script extern unsigned int __bss_start__; // End address for the .bss section; defined in linker script extern unsigned int __bss_end__; extern void __initialize_args(int*, char***); // main() is the entry point for newlib based applications. // By default, there are no arguments, but this can be customised // by redefining __initialize_args(), which is done when the // semihosting configurations are used. extern int main(int argc, char* argv[]); // The implementation for the exit routine; for embedded // applications, a system reset will be performed. extern void __attribute__((noreturn)) _exit(int); // ---------------------------------------------------------------------------- // Forward declarations void _start(void); void __initialize_data(unsigned int* from, unsigned int* section_begin, unsigned int* section_end); void __initialize_bss(unsigned int* section_begin, unsigned int* section_end); void __run_init_array(void); void __run_fini_array(void); void __initialize_hardware(void); // ---------------------------------------------------------------------------- inline void __attribute__((always_inline)) __initialize_data(unsigned int* from, unsigned int* section_begin, unsigned int* section_end) { // Iterate and copy word by word. // It is assumed that the pointers are word aligned. unsigned int *p = section_begin; while (p < section_end) *p++ = *from++; } inline void __attribute__((always_inline)) __initialize_bss(unsigned int* section_begin, unsigned int* section_end) { // Iterate and clear word by word. // It is assumed that the pointers are word aligned. unsigned int *p = section_begin; while (p < section_end) *p++ = 0; } // These magic symbols are provided by the linker. extern void (*__preinit_array_start[])(void) __attribute__((weak)); extern void (*__preinit_array_end[])(void) __attribute__((weak)); extern void (*__init_array_start[])(void) __attribute__((weak)); extern void (*__init_array_end[])(void) __attribute__((weak)); extern void (*__fini_array_start[])(void) __attribute__((weak)); extern void (*__fini_array_end[])(void) __attribute__((weak)); // Iterate over all the preinit/init routines (mainly static constructors). inline void __attribute__((always_inline)) __run_init_array(void) { int count; int i; count = __preinit_array_end - __preinit_array_start; for (i = 0; i < count; i++) __preinit_array_start[i](); // If you need to run the code in the .init section, please use // the startup files, since this requires the code in crti.o and crtn.o // to add the function prologue/epilogue. //_init(); // DO NOT ENABE THIS! count = __init_array_end - __init_array_start; for (i = 0; i < count; i++) __init_array_start[i](); } // Run all the cleanup routines (mainly static destructors). inline void __attribute__((always_inline)) __run_fini_array(void) { int count; int i; count = __fini_array_end - __fini_array_start; for (i = count; i > 0; i--) __fini_array_start[i - 1](); // If you need to run the code in the .fini section, please use // the startup files, since this requires the code in crti.o and crtn.o // to add the function prologue/epilogue. //_fini(); // DO NOT ENABE THIS! } #if defined(DEBUG) && defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) // These definitions are used to check if the routines used to // clear the BSS and to copy the initialised DATA perform correctly. #define BSS_GUARD_BAD_VALUE (0xCADEBABA) static uint32_t volatile __attribute__ ((section(".bss_begin"))) __bss_begin_guard; static uint32_t volatile __attribute__ ((section(".bss_end"))) __bss_end_guard; #define DATA_GUARD_BAD_VALUE (0xCADEBABA) #define DATA_BEGIN_GUARD_VALUE (0x12345678) #define DATA_END_GUARD_VALUE (0x98765432) static uint32_t volatile __attribute__ ((section(".data_begin"))) __data_begin_guard = DATA_BEGIN_GUARD_VALUE; static uint32_t volatile __attribute__ ((section(".data_end"))) __data_end_guard = DATA_END_GUARD_VALUE; #endif // defined(DEBUG) && defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) // This is the place where Cortex-M core will go immediately after reset, // via a call or jump from the Reset_Handler void __attribute__ ((section(".after_vectors"),noreturn)) _start(void) { // Use Old Style Data and BSS section initialisation, // that will initialise a single BSS sections. #if defined(DEBUG) && defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) __bss_begin_guard = BSS_GUARD_BAD_VALUE; __bss_end_guard = BSS_GUARD_BAD_VALUE; #endif // Zero fill the bss segment __initialize_bss(&__bss_start__, &__bss_end__); #if defined(DEBUG) && defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) if ((__bss_begin_guard != 0) || (__bss_end_guard != 0)) { for (;;) ; } #endif #if defined(DEBUG) && defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) __data_begin_guard = DATA_GUARD_BAD_VALUE; __data_end_guard = DATA_GUARD_BAD_VALUE; #endif // Copy the data segment from Flash to RAM. // When using startup files, this code is executed via the preinit array. __initialize_data(&_sidata, &_sdata, &_edata); #if defined(DEBUG) && defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) if ((__data_begin_guard != DATA_BEGIN_GUARD_VALUE) || (__data_end_guard != __data_end_guard)) { for (;;) ; } #endif __initialize_hardware(); // Get the args (useful in semihosting configurations). int argc; char** argv; __initialize_args(&argc, &argv); // Call the standard library initialisation (mandatory for C++ to // execute the constructors for the static objects). __run_init_array(); // Call the main entry point, and save the exit code. int code = main(argc, argv); // Run the C++ static destructors. __run_fini_array(); _exit(code); // Should never reach this, _exit() should have already // performed a reset. for (;;) ; } // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/newlib/_syscalls.c ================================================ // // This file is part of the µOS++ III distribution. // Parts of this file are from the newlib sources, issued under GPL. // Copyright (c) 2014 Liviu Ionescu // // ---------------------------------------------------------------------------- int errno; // ---------------------------------------------------------------------------- #if !defined(OS_USE_SEMIHOSTING) #include <_ansi.h> #include <_syslist.h> #include //#include #include #include #include #include #include void __initialize_args(int* p_argc, char*** p_argv); // This is the standard default implementation for the routine to // process args. It returns a single empty arg. // For semihosting applications, this is redefined to get the real // args from the debugger. You can also use it if you decide to keep // some args in a non-volatile memory. void __attribute__((weak)) __initialize_args(int* p_argc, char*** p_argv) { // By the time we reach this, the data and bss should have been initialised. // The strings pointed to by the argv array shall be modifiable by the // program, and retain their last-stored values between program startup // and program termination. (static, no const) static char name[] = ""; // The string pointed to by argv[0] represents the program name; // argv[0][0] shall be the null character if the program name is not // available from the host environment. argv[argc] shall be a null pointer. // (static, no const) static char* argv[2] = { name, NULL }; *p_argc = 1; *p_argv = &argv[0]; return; } // These functions are defined here to avoid linker errors in freestanding // applications. They might be called in some error cases from library // code. // // If you detect other functions to be needed, just let us know // and we'll add them. int raise(int sig __attribute__((unused))) { errno = ENOSYS; return -1; } int kill(pid_t pid, int sig); int kill(pid_t pid __attribute__((unused)), int sig __attribute__((unused))) { errno = ENOSYS; return -1; } #endif // !defined(OS_USE_SEMIHOSTING) // ---------------------------------------------------------------------------- // If you need the empty definitions, remove the -ffreestanding option. #if __STDC_HOSTED__ == 1 char* __env[1] = { 0 }; char** environ = __env; #if !defined(OS_USE_SEMIHOSTING) // Forward declarations int _chown(const char* path, uid_t owner, gid_t group); int _close(int fildes); int _execve(char* name, char** argv, char** env); int _fork(void); int _fstat(int fildes, struct stat* st); int _getpid(void); int _gettimeofday(struct timeval* ptimeval, void* ptimezone); int _isatty(int file); int _kill(int pid, int sig); int _link(char* existing, char* _new); int _lseek(int file, int ptr, int dir); int _open(char* file, int flags, int mode); int _read(int file, char* ptr, int len); int _readlink(const char* path, char* buf, size_t bufsize); int _stat(const char* file, struct stat* st); int _symlink(const char* path1, const char* path2); clock_t _times(struct tms* buf); int _unlink(char* name); int _wait(int* status); int _write(int file, char* ptr, int len); // Definitions int __attribute__((weak)) _chown(const char* path __attribute__((unused)), uid_t owner __attribute__((unused)), gid_t group __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _close(int fildes __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _execve(char* name __attribute__((unused)), char** argv __attribute__((unused)), char** env __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _fork(void) { errno = ENOSYS; return -1; } int __attribute__((weak)) _fstat(int fildes __attribute__((unused)), struct stat* st __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _getpid(void) { errno = ENOSYS; return -1; } int __attribute__((weak)) _gettimeofday(struct timeval* ptimeval __attribute__((unused)), void* ptimezone __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _isatty(int file __attribute__((unused))) { errno = ENOSYS; return 0; } int __attribute__((weak)) _kill(int pid __attribute__((unused)), int sig __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _link(char* existing __attribute__((unused)), char* _new __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _lseek(int file __attribute__((unused)), int ptr __attribute__((unused)), int dir __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _open(char* file __attribute__((unused)), int flags __attribute__((unused)), int mode __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _read(int file __attribute__((unused)), char* ptr __attribute__((unused)), int len __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _readlink(const char* path __attribute__((unused)), char* buf __attribute__((unused)), size_t bufsize __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _stat(const char* file __attribute__((unused)), struct stat* st __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _symlink(const char* path1 __attribute__((unused)), const char* path2 __attribute__((unused))) { errno = ENOSYS; return -1; } clock_t __attribute__((weak)) _times(struct tms* buf __attribute__((unused))) { errno = ENOSYS; return ((clock_t) -1); } int __attribute__((weak)) _unlink(char* name __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _wait(int* status __attribute__((unused))) { errno = ENOSYS; return -1; } int __attribute__((weak)) _write(int file __attribute__((unused)), char* ptr __attribute__((unused)), int len __attribute__((unused))) { errno = ENOSYS; return -1; } // ---------------------------------------------------------------------------- #else // defined(OS_USE_SEMIHOSTING) // ---------------------------------------------------------------------------- /* Support files for GNU libc. Files in the system namespace go here. Files in the C namespace (ie those that do not start with an underscore) go in .c. */ #include <_ansi.h> //#include #include #include #include #include #include #include #include #include #include #include #include #include #include #include "arm/semihosting.h" int _kill (int pid, int sig); void __attribute__((noreturn)) _exit (int status); // Forward declarations. int _system (const char*); int _rename (const char*, const char*); int _isatty (int); clock_t _times (struct tms*); int _gettimeofday (struct timeval *, void*); int _unlink (const char*); int _link (void); int _stat (const char*, struct stat*); int _fstat (int, struct stat*); int _swistat (int fd, struct stat* st); int _getpid (int); int _close (int); clock_t _clock (void); int _swiclose (int); int _open (const char*, int, ...); int _swiopen (const char*, int); int _write (int, char*, int); int _swiwrite (int, char*, int); int _lseek (int, int, int); int _swilseek (int, int, int); int _read (int, char*, int); int _swiread (int, char*, int); void initialise_monitor_handles (void); void __initialize_args (int* p_argc, char*** p_argv); static int checkerror (int); static int error (int); static int get_errno (void); // ---------------------------------------------------------------------------- #define ARGS_BUF_ARRAY_SIZE 80 #define ARGV_BUF_ARRAY_SIZE 10 typedef struct { char* pCommandLine; int size; }CommandLineBlock; void __initialize_args (int* p_argc, char*** p_argv) { // Array of chars to receive the command line from the host static char args_buf[ARGS_BUF_ARRAY_SIZE]; // Array of pointers to store the final argv pointers (pointing // in the above array). static char* argv_buf[ARGV_BUF_ARRAY_SIZE]; int argc = 0; int isInArgument = 0; CommandLineBlock cmdBlock; cmdBlock.pCommandLine = args_buf; cmdBlock.size = sizeof(args_buf) - 1; int ret = call_host (SEMIHOSTING_SYS_GET_CMDLINE, &cmdBlock); if (ret == 0) { // In case the host send more than we can chew, limit the // string to our buffer. args_buf[ARGS_BUF_ARRAY_SIZE - 1] = '\0'; // The command line is a null terminated string char* p = cmdBlock.pCommandLine; int delim = '\0'; int ch; while ((ch = *p) != '\0') { if (isInArgument == 0) { if (!isblank(ch)) { if (argc >= (int) ((sizeof(argv_buf) / sizeof(argv_buf[0])) - 1)) break; if (ch == '"' || ch == '\'') { // Remember the delimiter to search for the // corresponding terminator delim = ch; ++p;// skip the delimiter ch = *p; } // Remember the arg beginning address argv_buf[argc++] = p; isInArgument = 1; } } else { if ((ch == delim) || isblank(ch)) { delim = '\0'; *p = '\0'; isInArgument = 0; } } ++p; } } if (argc == 0) { // No args found in string, return a single empty name. args_buf[0] = '\0'; argv_buf[0] = &args_buf[0]; ++argc; } // Must end the array with a null pointer. argv_buf[argc] = NULL; *p_argc = argc; *p_argv = &argv_buf[0]; // temporary here initialise_monitor_handles (); return; } // ---------------------------------------------------------------------------- void _exit (int status) { /* There is only one SWI for both _exit and _kill. For _exit, call the SWI with the second argument set to -1, an invalid value for signum, so that the SWI handler can distinguish the two calls. Note: The RDI implementation of _kill throws away both its arguments. */ report_exception ( status == 0 ? ADP_Stopped_ApplicationExit : ADP_Stopped_RunTimeError); } // ---------------------------------------------------------------------------- int __attribute__((weak)) _kill(int pid __attribute__((unused)), int sig __attribute__((unused))) { errno = ENOSYS; return -1; } // ---------------------------------------------------------------------------- /* Struct used to keep track of the file position, just so we can implement fseek(fh,x,SEEK_CUR). */ struct fdent { int handle; int pos; }; #define MAX_OPEN_FILES 20 /* User file descriptors (fd) are integer indexes into the openfiles[] array. Error checking is done by using findslot(). This openfiles array is manipulated directly by only these 5 functions: findslot() - Translate entry. newslot() - Find empty entry. initilise_monitor_handles() - Initialize entries. _swiopen() - Initialize entry. _close() - Handle stdout == stderr case. Every other function must use findslot(). */ static struct fdent openfiles[MAX_OPEN_FILES]; static struct fdent* findslot (int); static int newslot (void); /* Register name faking - works in collusion with the linker. */ register char* stack_ptr asm ("sp"); /* following is copied from libc/stdio/local.h to check std streams */ extern void _EXFUN(__sinit,(struct _reent*)); #define CHECK_INIT(ptr) \ do \ { \ if ((ptr) && !(ptr)->__sdidinit) \ __sinit (ptr); \ } \ while (0) static int monitor_stdin; static int monitor_stdout; static int monitor_stderr; /* Return a pointer to the structure associated with the user file descriptor fd. */ static struct fdent* findslot (int fd) { CHECK_INIT(_REENT); /* User file descriptor is out of range. */ if ((unsigned int) fd >= MAX_OPEN_FILES) return NULL; /* User file descriptor is open? */ if (openfiles[fd].handle == -1) return NULL; /* Valid. */ return &openfiles[fd]; } /* Return the next lowest numbered free file structure, or -1 if we can't find one. */ static int newslot (void) { int i; for (i = 0; i < MAX_OPEN_FILES; i++) if (openfiles[i].handle == -1) break; if (i == MAX_OPEN_FILES) return -1; return i; } void initialise_monitor_handles (void) { int i; /* Open the standard file descriptors by opening the special * teletype device, ":tt", read-only to obtain a descriptor for * standard input and write-only to obtain a descriptor for standard * output. Finally, open ":tt" in append mode to obtain a descriptor * for standard error. Since this is a write mode, most kernels will * probably return the same value as for standard output, but the * kernel can differentiate the two using the mode flag and return a * different descriptor for standard error. */ int volatile block[3]; block[0] = (int) ":tt"; block[2] = 3; /* length of filename */ block[1] = 0; /* mode "r" */ monitor_stdin = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); block[0] = (int) ":tt"; block[2] = 3; /* length of filename */ block[1] = 4; /* mode "w" */ monitor_stdout = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); block[0] = (int) ":tt"; block[2] = 3; /* length of filename */ block[1] = 8; /* mode "a" */ monitor_stderr = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); /* If we failed to open stderr, redirect to stdout. */ if (monitor_stderr == -1) monitor_stderr = monitor_stdout; for (i = 0; i < MAX_OPEN_FILES; i++) openfiles[i].handle = -1; openfiles[0].handle = monitor_stdin; openfiles[0].pos = 0; openfiles[1].handle = monitor_stdout; openfiles[1].pos = 0; openfiles[2].handle = monitor_stderr; openfiles[2].pos = 0; } static int get_errno (void) { return call_host (SEMIHOSTING_SYS_ERRNO, NULL); } /* Set errno and return result. */ static int error (int result) { errno = get_errno (); return result; } /* Check the return and set errno appropriately. */ static int checkerror (int result) { if (result == -1) return error (-1); return result; } /* fh, is a valid internal file handle. ptr, is a null terminated string. len, is the length in bytes to read. Returns the number of bytes *not* written. */ int _swiread (int fh, char* ptr, int len) { int block[3]; block[0] = fh; block[1] = (int) ptr; block[2] = len; return checkerror (call_host (SEMIHOSTING_SYS_READ, block)); } /* fd, is a valid user file handle. Translates the return of _swiread into bytes read. */ int _read (int fd, char* ptr, int len) { int res; struct fdent *pfd; pfd = findslot (fd); if (pfd == NULL) { errno = EBADF; return -1; } res = _swiread (pfd->handle, ptr, len); if (res == -1) return res; pfd->pos += len - res; /* res == len is not an error, at least if we want feof() to work. */ return len - res; } /* fd, is a user file descriptor. */ int _swilseek (int fd, int ptr, int dir) { int res; struct fdent *pfd; /* Valid file descriptor? */ pfd = findslot (fd); if (pfd == NULL) { errno = EBADF; return -1; } /* Valid whence? */ if ((dir != SEEK_CUR) && (dir != SEEK_SET) && (dir != SEEK_END)) { errno = EINVAL; return -1; } /* Convert SEEK_CUR to SEEK_SET */ if (dir == SEEK_CUR) { ptr = pfd->pos + ptr; /* The resulting file offset would be negative. */ if (ptr < 0) { errno = EINVAL; if ((pfd->pos > 0) && (ptr > 0)) errno = EOVERFLOW; return -1; } dir = SEEK_SET; } int block[2]; if (dir == SEEK_END) { block[0] = pfd->handle; res = checkerror (call_host (SEMIHOSTING_SYS_FLEN, block)); if (res == -1) return -1; ptr += res; } /* This code only does absolute seeks. */ block[0] = pfd->handle; block[1] = ptr; res = checkerror (call_host (SEMIHOSTING_SYS_SEEK, block)); /* At this point ptr is the current file position. */ if (res >= 0) { pfd->pos = ptr; return ptr; } else return -1; } int _lseek (int fd, int ptr, int dir) { return _swilseek (fd, ptr, dir); } /* fh, is a valid internal file handle. Returns the number of bytes *not* written. */ int _swiwrite (int fh, char* ptr, int len) { int block[3]; block[0] = fh; block[1] = (int) ptr; block[2] = len; return checkerror (call_host (SEMIHOSTING_SYS_WRITE, block)); } /* fd, is a user file descriptor. */ int _write (int fd, char* ptr, int len) { int res; struct fdent *pfd; pfd = findslot (fd); if (pfd == NULL) { errno = EBADF; return -1; } res = _swiwrite (pfd->handle, ptr, len); /* Clearly an error. */ if (res < 0) return -1; pfd->pos += len - res; /* We wrote 0 bytes? Retrieve errno just in case. */ if ((len - res) == 0) return error (0); return (len - res); } int _swiopen (const char* path, int flags) { int aflags = 0, fh; uint32_t block[3]; int fd = newslot (); if (fd == -1) { errno = EMFILE; return -1; } /* It is an error to open a file that already exists. */ if ((flags & O_CREAT) && (flags & O_EXCL)) { struct stat st; int res; res = _stat (path, &st); if (res != -1) { errno = EEXIST; return -1; } } /* The flags are Unix-style, so we need to convert them. */ #ifdef O_BINARY if (flags & O_BINARY) aflags |= 1; #endif /* In O_RDONLY we expect aflags == 0. */ if (flags & O_RDWR) aflags |= 2; if ((flags & O_CREAT) || (flags & O_TRUNC) || (flags & O_WRONLY)) aflags |= 4; if (flags & O_APPEND) { /* Can't ask for w AND a; means just 'a'. */ aflags &= ~4; aflags |= 8; } block[0] = (uint32_t) path; block[2] = strlen (path); block[1] = (uint32_t) aflags; fh = call_host (SEMIHOSTING_SYS_OPEN, block); /* Return a user file descriptor or an error. */ if (fh >= 0) { openfiles[fd].handle = fh; openfiles[fd].pos = 0; return fd; } else return error (fh); } int _open (const char* path, int flags, ...) { return _swiopen (path, flags); } /* fh, is a valid internal file handle. */ int _swiclose (int fh) { return checkerror (call_host (SEMIHOSTING_SYS_CLOSE, &fh)); } /* fd, is a user file descriptor. */ int _close (int fd) { int res; struct fdent *pfd; pfd = findslot (fd); if (pfd == NULL) { errno = EBADF; return -1; } /* Handle stderr == stdout. */ if ((fd == 1 || fd == 2) && (openfiles[1].handle == openfiles[2].handle)) { pfd->handle = -1; return 0; } /* Attempt to close the handle. */ res = _swiclose (pfd->handle); /* Reclaim handle? */ if (res == 0) pfd->handle = -1; return res; } int __attribute__((weak)) _getpid (int n __attribute__ ((unused))) { return 1; } int _swistat (int fd, struct stat* st) { struct fdent *pfd; int res; pfd = findslot (fd); if (pfd == NULL) { errno = EBADF; return -1; } /* Always assume a character device, with 1024 byte blocks. */ st->st_mode |= S_IFCHR; st->st_blksize = 1024; res = checkerror (call_host (SEMIHOSTING_SYS_FLEN, &pfd->handle)); if (res == -1) return -1; /* Return the file size. */ st->st_size = res; return 0; } int __attribute__((weak)) _fstat (int fd, struct stat* st) { memset (st, 0, sizeof(*st)); return _swistat (fd, st); } int __attribute__((weak)) _stat (const char*fname, struct stat *st) { int fd, res; memset (st, 0, sizeof(*st)); /* The best we can do is try to open the file readonly. If it exists, then we can guess a few things about it. */ if ((fd = _open (fname, O_RDONLY)) == -1) return -1; st->st_mode |= S_IFREG | S_IREAD; res = _swistat (fd, st); /* Not interested in the error. */ _close (fd); return res; } int __attribute__((weak)) _link (void) { errno = ENOSYS; return -1; } int _unlink (const char* path) { int res; uint32_t block[2]; block[0] = (uint32_t) path; block[1] = strlen (path); res = call_host (SEMIHOSTING_SYS_REMOVE, block); if (res == -1) return error (res); return 0; } int _gettimeofday (struct timeval* tp, void* tzvp) { struct timezone* tzp = tzvp; if (tp) { /* Ask the host for the seconds since the Unix epoch. */ tp->tv_sec = call_host (SEMIHOSTING_SYS_TIME, NULL); tp->tv_usec = 0; } /* Return fixed data for the timezone. */ if (tzp) { tzp->tz_minuteswest = 0; tzp->tz_dsttime = 0; } return 0; } /* Return a clock that ticks at 100Hz. */ clock_t _clock (void) { clock_t timeval; timeval = (clock_t)call_host (SEMIHOSTING_SYS_CLOCK, NULL); return timeval; } /* Return a clock that ticks at 100Hz. */ clock_t _times (struct tms* tp) { clock_t timeval = _clock (); if (tp) { tp->tms_utime = timeval; /* user time */ tp->tms_stime = 0; /* system time */ tp->tms_cutime = 0; /* user time, children */ tp->tms_cstime = 0; /* system time, children */ } return timeval; } ; int _isatty (int fd) { struct fdent *pfd; int tty; pfd = findslot (fd); if (pfd == NULL) { errno = EBADF; return 0; } tty = call_host (SEMIHOSTING_SYS_ISTTY, &pfd->handle); if (tty == 1) return 1; errno = get_errno (); return 0; } int _system (const char* s) { uint32_t block[2]; int e; /* Hmmm. The ARM debug interface specification doesn't say whether SYS_SYSTEM does the right thing with a null argument, or assign any meaning to its return value. Try to do something reasonable.... */ if (!s) return 1; /* maybe there is a shell available? we can hope. :-P */ block[0] = (uint32_t) s; block[1] = strlen (s); e = checkerror (call_host (SEMIHOSTING_SYS_SYSTEM, block)); if ((e >= 0) && (e < 256)) { /* We have to convert e, an exit status to the encoded status of the command. To avoid hard coding the exit status, we simply loop until we find the right position. */ int exit_code; for (exit_code = e; e && WEXITSTATUS (e) != exit_code; e <<= 1) continue; } return e; } int _rename (const char* oldpath, const char* newpath) { uint32_t block[4]; block[0] = (uint32_t) oldpath; block[1] = strlen (oldpath); block[2] = (uint32_t) newpath; block[3] = strlen (newpath); return checkerror (call_host (SEMIHOSTING_SYS_RENAME, block)) ? -1 : 0; } // ---------------------------------------------------------------------------- // Required by Google Tests int mkdir(const char *path __attribute__((unused)), mode_t mode __attribute__((unused))) { #if 0 // always return true return 0; #else errno = ENOSYS; return -1; #endif } char * getcwd(char *buf, size_t size) { // no cwd available via semihosting, so we use the temporary folder strncpy(buf, "/tmp", size); return buf; } #endif // defined OS_USE_SEMIHOSTING #endif // __STDC_HOSTED__ == 1 ================================================ FILE: firmware/system/src/newlib/_write.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // // Do not include on semihosting and when freestanding #if !defined(OS_USE_SEMIHOSTING) && !(__STDC_HOSTED__ == 0) // ---------------------------------------------------------------------------- #include #include "diag/Trace.h" // ---------------------------------------------------------------------------- // When using retargetted configurations, the standard write() system call, // after a long way inside newlib, finally calls this implementation function. // Based on the file descriptor, it can send arrays of characters to // different physical devices. // Currently only the output and error file descriptors are tested, // and the characters are forwarded to the trace device, mainly // for demonstration purposes. ssize_t _write (int fd, const char* buf, size_t nbyte); ssize_t _write (int fd __attribute__((unused)), const char* buf __attribute__((unused)), size_t nbyte __attribute__((unused))) { #if defined(TRACE) // STDOUT and STDERR are routed to the trace device if (fd == 1 || fd == 2) { return trace_write (buf, nbyte); } #endif // TRACE errno = ENOSYS; return -1; } // ---------------------------------------------------------------------------- #endif // !defined(OS_USE_SEMIHOSTING) && !(__STDC_HOSTED__ == 0) ================================================ FILE: firmware/system/src/newlib/assert.c ================================================ // // This file is part of the µOS++ III distribution. // Copyright (c) 2014 Liviu Ionescu. // #include #include #include #include "diag/Trace.h" // ---------------------------------------------------------------------------- void __attribute__((noreturn)) __assert_func (const char *file, int line, const char *func, const char *failedexpr) { trace_printf ("assertion \"%s\" failed: file \"%s\", line %d%s%s\n", failedexpr, file, line, func ? ", function: " : "", func ? func : ""); abort (); /* NOTREACHED */ } // ---------------------------------------------------------------------------- // This is STM32 specific, but can be used on other platforms too. // If you need it, add the following to your application header: //#ifdef USE_FULL_ASSERT //#define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) //void assert_failed(uint8_t* file, uint32_t line); //#else //#define assert_param(expr) ((void)0) //#endif // USE_FULL_ASSERT #if defined(USE_FULL_ASSERT) void assert_failed (uint8_t* file, uint32_t line); // Called from the assert_param() macro, usually defined in the stm32f*_conf.h void __attribute__((noreturn)) assert_failed (uint8_t* file, uint32_t line) { trace_printf ("assert_param() failed: file \"%s\", line %d\n", file, line); abort (); /* NOTREACHED */ } #endif // defined(USE_FULL_ASSERT) // ---------------------------------------------------------------------------- ================================================ FILE: firmware/system/src/stm32f1-stdperiph/README_STDPERIPH.txt ================================================ These files are from stsw-stm32054.zip, the folder: STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/STM32F10x_StdPeriph_Driver/src ================================================ FILE: firmware/system/src/stm32f1-stdperiph/misc.c ================================================ /** ****************************************************************************** * @file misc.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the miscellaneous firmware functions (add-on * to CMSIS functions). ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "misc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup MISC * @brief MISC driver modules * @{ */ /** @defgroup MISC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup MISC_Private_Defines * @{ */ #define AIRCR_VECTKEY_MASK ((uint32_t)0x05FA0000) /** * @} */ /** @defgroup MISC_Private_Macros * @{ */ /** * @} */ /** @defgroup MISC_Private_Variables * @{ */ /** * @} */ /** @defgroup MISC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup MISC_Private_Functions * @{ */ /** * @brief Configures the priority grouping: pre-emption priority and subpriority. * @param NVIC_PriorityGroup: specifies the priority grouping bits length. * This parameter can be one of the following values: * @arg NVIC_PriorityGroup_0: 0 bits for pre-emption priority * 4 bits for subpriority * @arg NVIC_PriorityGroup_1: 1 bits for pre-emption priority * 3 bits for subpriority * @arg NVIC_PriorityGroup_2: 2 bits for pre-emption priority * 2 bits for subpriority * @arg NVIC_PriorityGroup_3: 3 bits for pre-emption priority * 1 bits for subpriority * @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority * 0 bits for subpriority * @retval None */ void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup) { /* Check the parameters */ assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup)); /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */ SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup; } /** * @brief Initializes the NVIC peripheral according to the specified * parameters in the NVIC_InitStruct. * @param NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains * the configuration information for the specified NVIC peripheral. * @retval None */ void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct) { uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F; /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd)); assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority)); assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority)); if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE) { /* Compute the Corresponding IRQ Priority --------------------------------*/ tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08; tmppre = (0x4 - tmppriority); tmpsub = tmpsub >> tmppriority; tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre; tmppriority |= NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub; tmppriority = tmppriority << 0x04; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /* Enable the Selected IRQ Channels --------------------------------------*/ NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F); } else { /* Disable the Selected IRQ Channels -------------------------------------*/ NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F); } } /** * @brief Sets the vector table location and Offset. * @param NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory. * This parameter can be one of the following values: * @arg NVIC_VectTab_RAM * @arg NVIC_VectTab_FLASH * @param Offset: Vector Table base offset field. This value must be a multiple * of 0x200. * @retval None */ void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset) { /* Check the parameters */ assert_param(IS_NVIC_VECTTAB(NVIC_VectTab)); assert_param(IS_NVIC_OFFSET(Offset)); SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80); } /** * @brief Selects the condition for the system to enter low power mode. * @param LowPowerMode: Specifies the new mode for the system to enter low power mode. * This parameter can be one of the following values: * @arg NVIC_LP_SEVONPEND * @arg NVIC_LP_SLEEPDEEP * @arg NVIC_LP_SLEEPONEXIT * @param NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE. * @retval None */ void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_NVIC_LP(LowPowerMode)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { SCB->SCR |= LowPowerMode; } else { SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode); } } /** * @brief Configures the SysTick clock source. * @param SysTick_CLKSource: specifies the SysTick clock source. * This parameter can be one of the following values: * @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source. * @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source. * @retval None */ void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource) { /* Check the parameters */ assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource)); if (SysTick_CLKSource == SysTick_CLKSource_HCLK) { SysTick->CTRL |= SysTick_CLKSource_HCLK; } else { SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8; } } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_adc.c ================================================ /** ****************************************************************************** * @file stm32f10x_adc.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the ADC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_adc.h" #include "stm32f10x_rcc.h" // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wsign-conversion" #endif /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup ADC * @brief ADC driver modules * @{ */ /** @defgroup ADC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup ADC_Private_Defines * @{ */ /* ADC DISCNUM mask */ #define CR1_DISCNUM_Reset ((uint32_t)0xFFFF1FFF) /* ADC DISCEN mask */ #define CR1_DISCEN_Set ((uint32_t)0x00000800) #define CR1_DISCEN_Reset ((uint32_t)0xFFFFF7FF) /* ADC JAUTO mask */ #define CR1_JAUTO_Set ((uint32_t)0x00000400) #define CR1_JAUTO_Reset ((uint32_t)0xFFFFFBFF) /* ADC JDISCEN mask */ #define CR1_JDISCEN_Set ((uint32_t)0x00001000) #define CR1_JDISCEN_Reset ((uint32_t)0xFFFFEFFF) /* ADC AWDCH mask */ #define CR1_AWDCH_Reset ((uint32_t)0xFFFFFFE0) /* ADC Analog watchdog enable mode mask */ #define CR1_AWDMode_Reset ((uint32_t)0xFF3FFDFF) /* CR1 register Mask */ #define CR1_CLEAR_Mask ((uint32_t)0xFFF0FEFF) /* ADC ADON mask */ #define CR2_ADON_Set ((uint32_t)0x00000001) #define CR2_ADON_Reset ((uint32_t)0xFFFFFFFE) /* ADC DMA mask */ #define CR2_DMA_Set ((uint32_t)0x00000100) #define CR2_DMA_Reset ((uint32_t)0xFFFFFEFF) /* ADC RSTCAL mask */ #define CR2_RSTCAL_Set ((uint32_t)0x00000008) /* ADC CAL mask */ #define CR2_CAL_Set ((uint32_t)0x00000004) /* ADC SWSTART mask */ #define CR2_SWSTART_Set ((uint32_t)0x00400000) /* ADC EXTTRIG mask */ #define CR2_EXTTRIG_Set ((uint32_t)0x00100000) #define CR2_EXTTRIG_Reset ((uint32_t)0xFFEFFFFF) /* ADC Software start mask */ #define CR2_EXTTRIG_SWSTART_Set ((uint32_t)0x00500000) #define CR2_EXTTRIG_SWSTART_Reset ((uint32_t)0xFFAFFFFF) /* ADC JEXTSEL mask */ #define CR2_JEXTSEL_Reset ((uint32_t)0xFFFF8FFF) /* ADC JEXTTRIG mask */ #define CR2_JEXTTRIG_Set ((uint32_t)0x00008000) #define CR2_JEXTTRIG_Reset ((uint32_t)0xFFFF7FFF) /* ADC JSWSTART mask */ #define CR2_JSWSTART_Set ((uint32_t)0x00200000) /* ADC injected software start mask */ #define CR2_JEXTTRIG_JSWSTART_Set ((uint32_t)0x00208000) #define CR2_JEXTTRIG_JSWSTART_Reset ((uint32_t)0xFFDF7FFF) /* ADC TSPD mask */ #define CR2_TSVREFE_Set ((uint32_t)0x00800000) #define CR2_TSVREFE_Reset ((uint32_t)0xFF7FFFFF) /* CR2 register Mask */ #define CR2_CLEAR_Mask ((uint32_t)0xFFF1F7FD) /* ADC SQx mask */ #define SQR3_SQ_Set ((uint32_t)0x0000001F) #define SQR2_SQ_Set ((uint32_t)0x0000001F) #define SQR1_SQ_Set ((uint32_t)0x0000001F) /* SQR1 register Mask */ #define SQR1_CLEAR_Mask ((uint32_t)0xFF0FFFFF) /* ADC JSQx mask */ #define JSQR_JSQ_Set ((uint32_t)0x0000001F) /* ADC JL mask */ #define JSQR_JL_Set ((uint32_t)0x00300000) #define JSQR_JL_Reset ((uint32_t)0xFFCFFFFF) /* ADC SMPx mask */ #define SMPR1_SMP_Set ((uint32_t)0x00000007) #define SMPR2_SMP_Set ((uint32_t)0x00000007) /* ADC JDRx registers offset */ #define JDR_Offset ((uint8_t)0x28) /* ADC1 DR register base address */ #define DR_ADDRESS ((uint32_t)0x4001244C) /** * @} */ /** @defgroup ADC_Private_Macros * @{ */ /** * @} */ /** @defgroup ADC_Private_Variables * @{ */ /** * @} */ /** @defgroup ADC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup ADC_Private_Functions * @{ */ /** * @brief Deinitializes the ADCx peripheral registers to their default reset values. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval None */ void ADC_DeInit(ADC_TypeDef* ADCx) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); if (ADCx == ADC1) { /* Enable ADC1 reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE); /* Release ADC1 from reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE); } else if (ADCx == ADC2) { /* Enable ADC2 reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE); /* Release ADC2 from reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE); } else { if (ADCx == ADC3) { /* Enable ADC3 reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE); /* Release ADC3 from reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE); } } } /** * @brief Initializes the ADCx peripheral according to the specified parameters * in the ADC_InitStruct. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains * the configuration information for the specified ADC peripheral. * @retval None */ void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct) { uint32_t tmpreg1 = 0; uint8_t tmpreg2 = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_MODE(ADC_InitStruct->ADC_Mode)); assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ScanConvMode)); assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ContinuousConvMode)); assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv)); assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel)); /*---------------------------- ADCx CR1 Configuration -----------------*/ /* Get the ADCx CR1 value */ tmpreg1 = ADCx->CR1; /* Clear DUALMOD and SCAN bits */ tmpreg1 &= CR1_CLEAR_Mask; /* Configure ADCx: Dual mode and scan conversion mode */ /* Set DUALMOD bits according to ADC_Mode value */ /* Set SCAN bit according to ADC_ScanConvMode value */ tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8)); /* Write to ADCx CR1 */ ADCx->CR1 = tmpreg1; /*---------------------------- ADCx CR2 Configuration -----------------*/ /* Get the ADCx CR2 value */ tmpreg1 = ADCx->CR2; /* Clear CONT, ALIGN and EXTSEL bits */ tmpreg1 &= CR2_CLEAR_Mask; /* Configure ADCx: external trigger event and continuous conversion mode */ /* Set ALIGN bit according to ADC_DataAlign value */ /* Set EXTSEL bits according to ADC_ExternalTrigConv value */ /* Set CONT bit according to ADC_ContinuousConvMode value */ tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1)); /* Write to ADCx CR2 */ ADCx->CR2 = tmpreg1; /*---------------------------- ADCx SQR1 Configuration -----------------*/ /* Get the ADCx SQR1 value */ tmpreg1 = ADCx->SQR1; /* Clear L bits */ tmpreg1 &= SQR1_CLEAR_Mask; /* Configure ADCx: regular channel sequence length */ /* Set L bits according to ADC_NbrOfChannel value */ tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1); tmpreg1 |= (uint32_t)tmpreg2 << 20; /* Write to ADCx SQR1 */ ADCx->SQR1 = tmpreg1; } /** * @brief Fills each ADC_InitStruct member with its default value. * @param ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized. * @retval None */ void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct) { /* Reset ADC init structure parameters values */ /* Initialize the ADC_Mode member */ ADC_InitStruct->ADC_Mode = ADC_Mode_Independent; /* initialize the ADC_ScanConvMode member */ ADC_InitStruct->ADC_ScanConvMode = DISABLE; /* Initialize the ADC_ContinuousConvMode member */ ADC_InitStruct->ADC_ContinuousConvMode = DISABLE; /* Initialize the ADC_ExternalTrigConv member */ ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1; /* Initialize the ADC_DataAlign member */ ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right; /* Initialize the ADC_NbrOfChannel member */ ADC_InitStruct->ADC_NbrOfChannel = 1; } /** * @brief Enables or disables the specified ADC peripheral. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the ADCx peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the ADON bit to wake up the ADC from power down mode */ ADCx->CR2 |= CR2_ADON_Set; } else { /* Disable the selected ADC peripheral */ ADCx->CR2 &= CR2_ADON_Reset; } } /** * @brief Enables or disables the specified ADC DMA request. * @param ADCx: where x can be 1 or 3 to select the ADC peripheral. * Note: ADC2 hasn't a DMA capability. * @param NewState: new state of the selected ADC DMA transfer. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_DMA_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC DMA request */ ADCx->CR2 |= CR2_DMA_Set; } else { /* Disable the selected ADC DMA request */ ADCx->CR2 &= CR2_DMA_Reset; } } /** * @brief Enables or disables the specified ADC interrupts. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_IT: specifies the ADC interrupt sources to be enabled or disabled. * This parameter can be any combination of the following values: * @arg ADC_IT_EOC: End of conversion interrupt mask * @arg ADC_IT_AWD: Analog watchdog interrupt mask * @arg ADC_IT_JEOC: End of injected conversion interrupt mask * @param NewState: new state of the specified ADC interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState) { uint8_t itmask = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); assert_param(IS_ADC_IT(ADC_IT)); /* Get the ADC IT index */ itmask = (uint8_t)ADC_IT; if (NewState != DISABLE) { /* Enable the selected ADC interrupts */ ADCx->CR1 |= itmask; } else { /* Disable the selected ADC interrupts */ ADCx->CR1 &= (~(uint32_t)itmask); } } /** * @brief Resets the selected ADC calibration registers. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval None */ void ADC_ResetCalibration(ADC_TypeDef* ADCx) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Resets the selected ADC calibration registers */ ADCx->CR2 |= CR2_RSTCAL_Set; } /** * @brief Gets the selected ADC reset calibration registers status. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval The new state of ADC reset calibration registers (SET or RESET). */ FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Check the status of RSTCAL bit */ if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET) { /* RSTCAL bit is set */ bitstatus = SET; } else { /* RSTCAL bit is reset */ bitstatus = RESET; } /* Return the RSTCAL bit status */ return bitstatus; } /** * @brief Starts the selected ADC calibration process. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval None */ void ADC_StartCalibration(ADC_TypeDef* ADCx) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Enable the selected ADC calibration process */ ADCx->CR2 |= CR2_CAL_Set; } /** * @brief Gets the selected ADC calibration status. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval The new state of ADC calibration (SET or RESET). */ FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Check the status of CAL bit */ if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET) { /* CAL bit is set: calibration on going */ bitstatus = SET; } else { /* CAL bit is reset: end of calibration */ bitstatus = RESET; } /* Return the CAL bit status */ return bitstatus; } /** * @brief Enables or disables the selected ADC software start conversion . * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC software start conversion. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC conversion on external event and start the selected ADC conversion */ ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set; } else { /* Disable the selected ADC conversion on external event and stop the selected ADC conversion */ ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset; } } /** * @brief Gets the selected ADC Software start conversion Status. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval The new state of ADC software start conversion (SET or RESET). */ FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Check the status of SWSTART bit */ if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET) { /* SWSTART bit is set */ bitstatus = SET; } else { /* SWSTART bit is reset */ bitstatus = RESET; } /* Return the SWSTART bit status */ return bitstatus; } /** * @brief Configures the discontinuous mode for the selected ADC regular * group channel. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param Number: specifies the discontinuous mode regular channel * count value. This number must be between 1 and 8. * @retval None */ void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number) { uint32_t tmpreg1 = 0; uint32_t tmpreg2 = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number)); /* Get the old register value */ tmpreg1 = ADCx->CR1; /* Clear the old discontinuous mode channel count */ tmpreg1 &= CR1_DISCNUM_Reset; /* Set the discontinuous mode channel count */ tmpreg2 = Number - 1; tmpreg1 |= tmpreg2 << 13; /* Store the new register value */ ADCx->CR1 = tmpreg1; } /** * @brief Enables or disables the discontinuous mode on regular group * channel for the specified ADC * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC discontinuous mode * on regular group channel. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC regular discontinuous mode */ ADCx->CR1 |= CR1_DISCEN_Set; } else { /* Disable the selected ADC regular discontinuous mode */ ADCx->CR1 &= CR1_DISCEN_Reset; } } /** * @brief Configures for the selected ADC regular channel its corresponding * rank in the sequencer and its sample time. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_Channel: the ADC channel to configure. * This parameter can be one of the following values: * @arg ADC_Channel_0: ADC Channel0 selected * @arg ADC_Channel_1: ADC Channel1 selected * @arg ADC_Channel_2: ADC Channel2 selected * @arg ADC_Channel_3: ADC Channel3 selected * @arg ADC_Channel_4: ADC Channel4 selected * @arg ADC_Channel_5: ADC Channel5 selected * @arg ADC_Channel_6: ADC Channel6 selected * @arg ADC_Channel_7: ADC Channel7 selected * @arg ADC_Channel_8: ADC Channel8 selected * @arg ADC_Channel_9: ADC Channel9 selected * @arg ADC_Channel_10: ADC Channel10 selected * @arg ADC_Channel_11: ADC Channel11 selected * @arg ADC_Channel_12: ADC Channel12 selected * @arg ADC_Channel_13: ADC Channel13 selected * @arg ADC_Channel_14: ADC Channel14 selected * @arg ADC_Channel_15: ADC Channel15 selected * @arg ADC_Channel_16: ADC Channel16 selected * @arg ADC_Channel_17: ADC Channel17 selected * @param Rank: The rank in the regular group sequencer. This parameter must be between 1 to 16. * @param ADC_SampleTime: The sample time value to be set for the selected channel. * This parameter can be one of the following values: * @arg ADC_SampleTime_1Cycles5: Sample time equal to 1.5 cycles * @arg ADC_SampleTime_7Cycles5: Sample time equal to 7.5 cycles * @arg ADC_SampleTime_13Cycles5: Sample time equal to 13.5 cycles * @arg ADC_SampleTime_28Cycles5: Sample time equal to 28.5 cycles * @arg ADC_SampleTime_41Cycles5: Sample time equal to 41.5 cycles * @arg ADC_SampleTime_55Cycles5: Sample time equal to 55.5 cycles * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles * @retval None */ void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime) { uint32_t tmpreg1 = 0, tmpreg2 = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_CHANNEL(ADC_Channel)); assert_param(IS_ADC_REGULAR_RANK(Rank)); assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime)); /* if ADC_Channel_10 ... ADC_Channel_17 is selected */ if (ADC_Channel > ADC_Channel_9) { /* Get the old register value */ tmpreg1 = ADCx->SMPR1; /* Calculate the mask to clear */ tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10)); /* Clear the old channel sample time */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10)); /* Set the new channel sample time */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SMPR1 = tmpreg1; } else /* ADC_Channel include in ADC_Channel_[0..9] */ { /* Get the old register value */ tmpreg1 = ADCx->SMPR2; /* Calculate the mask to clear */ tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel); /* Clear the old channel sample time */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel); /* Set the new channel sample time */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SMPR2 = tmpreg1; } /* For Rank 1 to 6 */ if (Rank < 7) { /* Get the old register value */ tmpreg1 = ADCx->SQR3; /* Calculate the mask to clear */ tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1)); /* Clear the old SQx bits for the selected rank */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1)); /* Set the SQx bits for the selected rank */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SQR3 = tmpreg1; } /* For Rank 7 to 12 */ else if (Rank < 13) { /* Get the old register value */ tmpreg1 = ADCx->SQR2; /* Calculate the mask to clear */ tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7)); /* Clear the old SQx bits for the selected rank */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7)); /* Set the SQx bits for the selected rank */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SQR2 = tmpreg1; } /* For Rank 13 to 16 */ else { /* Get the old register value */ tmpreg1 = ADCx->SQR1; /* Calculate the mask to clear */ tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13)); /* Clear the old SQx bits for the selected rank */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13)); /* Set the SQx bits for the selected rank */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SQR1 = tmpreg1; } } /** * @brief Enables or disables the ADCx conversion through external trigger. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC external trigger start of conversion. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC conversion on external event */ ADCx->CR2 |= CR2_EXTTRIG_Set; } else { /* Disable the selected ADC conversion on external event */ ADCx->CR2 &= CR2_EXTTRIG_Reset; } } /** * @brief Returns the last ADCx conversion result data for regular channel. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval The Data conversion value. */ uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Return the selected ADC conversion value */ return (uint16_t) ADCx->DR; } /** * @brief Returns the last ADC1 and ADC2 conversion result data in dual mode. * @retval The Data conversion value. */ uint32_t ADC_GetDualModeConversionValue(void) { /* Return the dual mode conversion value */ return (*(__IO uint32_t *) DR_ADDRESS); } /** * @brief Enables or disables the selected ADC automatic injected group * conversion after regular one. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC auto injected conversion * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC automatic injected group conversion */ ADCx->CR1 |= CR1_JAUTO_Set; } else { /* Disable the selected ADC automatic injected group conversion */ ADCx->CR1 &= CR1_JAUTO_Reset; } } /** * @brief Enables or disables the discontinuous mode for injected group * channel for the specified ADC * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC discontinuous mode * on injected group channel. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC injected discontinuous mode */ ADCx->CR1 |= CR1_JDISCEN_Set; } else { /* Disable the selected ADC injected discontinuous mode */ ADCx->CR1 &= CR1_JDISCEN_Reset; } } /** * @brief Configures the ADCx external trigger for injected channels conversion. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_ExternalTrigInjecConv: specifies the ADC trigger to start injected conversion. * This parameter can be one of the following values: * @arg ADC_ExternalTrigInjecConv_T1_TRGO: Timer1 TRGO event selected (for ADC1, ADC2 and ADC3) * @arg ADC_ExternalTrigInjecConv_T1_CC4: Timer1 capture compare4 selected (for ADC1, ADC2 and ADC3) * @arg ADC_ExternalTrigInjecConv_T2_TRGO: Timer2 TRGO event selected (for ADC1 and ADC2) * @arg ADC_ExternalTrigInjecConv_T2_CC1: Timer2 capture compare1 selected (for ADC1 and ADC2) * @arg ADC_ExternalTrigInjecConv_T3_CC4: Timer3 capture compare4 selected (for ADC1 and ADC2) * @arg ADC_ExternalTrigInjecConv_T4_TRGO: Timer4 TRGO event selected (for ADC1 and ADC2) * @arg ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4: External interrupt line 15 or Timer8 * capture compare4 event selected (for ADC1 and ADC2) * @arg ADC_ExternalTrigInjecConv_T4_CC3: Timer4 capture compare3 selected (for ADC3 only) * @arg ADC_ExternalTrigInjecConv_T8_CC2: Timer8 capture compare2 selected (for ADC3 only) * @arg ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected (for ADC3 only) * @arg ADC_ExternalTrigInjecConv_T5_TRGO: Timer5 TRGO event selected (for ADC3 only) * @arg ADC_ExternalTrigInjecConv_T5_CC4: Timer5 capture compare4 selected (for ADC3 only) * @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not * by external trigger (for ADC1, ADC2 and ADC3) * @retval None */ void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv)); /* Get the old register value */ tmpreg = ADCx->CR2; /* Clear the old external event selection for injected group */ tmpreg &= CR2_JEXTSEL_Reset; /* Set the external event selection for injected group */ tmpreg |= ADC_ExternalTrigInjecConv; /* Store the new register value */ ADCx->CR2 = tmpreg; } /** * @brief Enables or disables the ADCx injected channels conversion through * external trigger * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC external trigger start of * injected conversion. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC external event selection for injected group */ ADCx->CR2 |= CR2_JEXTTRIG_Set; } else { /* Disable the selected ADC external event selection for injected group */ ADCx->CR2 &= CR2_JEXTTRIG_Reset; } } /** * @brief Enables or disables the selected ADC start of the injected * channels conversion. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param NewState: new state of the selected ADC software start injected conversion. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ADC conversion for injected group on external event and start the selected ADC injected conversion */ ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set; } else { /* Disable the selected ADC conversion on external event for injected group and stop the selected ADC injected conversion */ ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset; } } /** * @brief Gets the selected ADC Software start injected conversion Status. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @retval The new state of ADC software start injected conversion (SET or RESET). */ FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); /* Check the status of JSWSTART bit */ if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET) { /* JSWSTART bit is set */ bitstatus = SET; } else { /* JSWSTART bit is reset */ bitstatus = RESET; } /* Return the JSWSTART bit status */ return bitstatus; } /** * @brief Configures for the selected ADC injected channel its corresponding * rank in the sequencer and its sample time. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_Channel: the ADC channel to configure. * This parameter can be one of the following values: * @arg ADC_Channel_0: ADC Channel0 selected * @arg ADC_Channel_1: ADC Channel1 selected * @arg ADC_Channel_2: ADC Channel2 selected * @arg ADC_Channel_3: ADC Channel3 selected * @arg ADC_Channel_4: ADC Channel4 selected * @arg ADC_Channel_5: ADC Channel5 selected * @arg ADC_Channel_6: ADC Channel6 selected * @arg ADC_Channel_7: ADC Channel7 selected * @arg ADC_Channel_8: ADC Channel8 selected * @arg ADC_Channel_9: ADC Channel9 selected * @arg ADC_Channel_10: ADC Channel10 selected * @arg ADC_Channel_11: ADC Channel11 selected * @arg ADC_Channel_12: ADC Channel12 selected * @arg ADC_Channel_13: ADC Channel13 selected * @arg ADC_Channel_14: ADC Channel14 selected * @arg ADC_Channel_15: ADC Channel15 selected * @arg ADC_Channel_16: ADC Channel16 selected * @arg ADC_Channel_17: ADC Channel17 selected * @param Rank: The rank in the injected group sequencer. This parameter must be between 1 and 4. * @param ADC_SampleTime: The sample time value to be set for the selected channel. * This parameter can be one of the following values: * @arg ADC_SampleTime_1Cycles5: Sample time equal to 1.5 cycles * @arg ADC_SampleTime_7Cycles5: Sample time equal to 7.5 cycles * @arg ADC_SampleTime_13Cycles5: Sample time equal to 13.5 cycles * @arg ADC_SampleTime_28Cycles5: Sample time equal to 28.5 cycles * @arg ADC_SampleTime_41Cycles5: Sample time equal to 41.5 cycles * @arg ADC_SampleTime_55Cycles5: Sample time equal to 55.5 cycles * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles * @retval None */ void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime) { uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_CHANNEL(ADC_Channel)); assert_param(IS_ADC_INJECTED_RANK(Rank)); assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime)); /* if ADC_Channel_10 ... ADC_Channel_17 is selected */ if (ADC_Channel > ADC_Channel_9) { /* Get the old register value */ tmpreg1 = ADCx->SMPR1; /* Calculate the mask to clear */ tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10)); /* Clear the old channel sample time */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10)); /* Set the new channel sample time */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SMPR1 = tmpreg1; } else /* ADC_Channel include in ADC_Channel_[0..9] */ { /* Get the old register value */ tmpreg1 = ADCx->SMPR2; /* Calculate the mask to clear */ tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel); /* Clear the old channel sample time */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set */ tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel); /* Set the new channel sample time */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->SMPR2 = tmpreg1; } /* Rank configuration */ /* Get the old register value */ tmpreg1 = ADCx->JSQR; /* Get JL value: Number = JL+1 */ tmpreg3 = (tmpreg1 & JSQR_JL_Set)>> 20; /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */ tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1))); /* Clear the old JSQx bits for the selected rank */ tmpreg1 &= ~tmpreg2; /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */ tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1))); /* Set the JSQx bits for the selected rank */ tmpreg1 |= tmpreg2; /* Store the new register value */ ADCx->JSQR = tmpreg1; } /** * @brief Configures the sequencer length for injected channels * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param Length: The sequencer length. * This parameter must be a number between 1 to 4. * @retval None */ void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length) { uint32_t tmpreg1 = 0; uint32_t tmpreg2 = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_INJECTED_LENGTH(Length)); /* Get the old register value */ tmpreg1 = ADCx->JSQR; /* Clear the old injected sequnence lenght JL bits */ tmpreg1 &= JSQR_JL_Reset; /* Set the injected sequnence lenght JL bits */ tmpreg2 = Length - 1; tmpreg1 |= tmpreg2 << 20; /* Store the new register value */ ADCx->JSQR = tmpreg1; } /** * @brief Set the injected channels conversion value offset * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_InjectedChannel: the ADC injected channel to set its offset. * This parameter can be one of the following values: * @arg ADC_InjectedChannel_1: Injected Channel1 selected * @arg ADC_InjectedChannel_2: Injected Channel2 selected * @arg ADC_InjectedChannel_3: Injected Channel3 selected * @arg ADC_InjectedChannel_4: Injected Channel4 selected * @param Offset: the offset value for the selected ADC injected channel * This parameter must be a 12bit value. * @retval None */ void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel)); assert_param(IS_ADC_OFFSET(Offset)); tmp = (uint32_t)ADCx; tmp += ADC_InjectedChannel; /* Set the selected injected channel data offset */ *(__IO uint32_t *) tmp = (uint32_t)Offset; } /** * @brief Returns the ADC injected channel conversion result * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_InjectedChannel: the converted ADC injected channel. * This parameter can be one of the following values: * @arg ADC_InjectedChannel_1: Injected Channel1 selected * @arg ADC_InjectedChannel_2: Injected Channel2 selected * @arg ADC_InjectedChannel_3: Injected Channel3 selected * @arg ADC_InjectedChannel_4: Injected Channel4 selected * @retval The Data conversion value. */ uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel)); tmp = (uint32_t)ADCx; tmp += ADC_InjectedChannel + JDR_Offset; /* Returns the selected injected channel conversion data value */ return (uint16_t) (*(__IO uint32_t*) tmp); } /** * @brief Enables or disables the analog watchdog on single/all regular * or injected channels * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_AnalogWatchdog: the ADC analog watchdog configuration. * This parameter can be one of the following values: * @arg ADC_AnalogWatchdog_SingleRegEnable: Analog watchdog on a single regular channel * @arg ADC_AnalogWatchdog_SingleInjecEnable: Analog watchdog on a single injected channel * @arg ADC_AnalogWatchdog_SingleRegOrInjecEnable: Analog watchdog on a single regular or injected channel * @arg ADC_AnalogWatchdog_AllRegEnable: Analog watchdog on all regular channel * @arg ADC_AnalogWatchdog_AllInjecEnable: Analog watchdog on all injected channel * @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels * @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog * @retval None */ void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog)); /* Get the old register value */ tmpreg = ADCx->CR1; /* Clear AWDEN, AWDENJ and AWDSGL bits */ tmpreg &= CR1_AWDMode_Reset; /* Set the analog watchdog enable mode */ tmpreg |= ADC_AnalogWatchdog; /* Store the new register value */ ADCx->CR1 = tmpreg; } /** * @brief Configures the high and low thresholds of the analog watchdog. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param HighThreshold: the ADC analog watchdog High threshold value. * This parameter must be a 12bit value. * @param LowThreshold: the ADC analog watchdog Low threshold value. * This parameter must be a 12bit value. * @retval None */ void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_THRESHOLD(HighThreshold)); assert_param(IS_ADC_THRESHOLD(LowThreshold)); /* Set the ADCx high threshold */ ADCx->HTR = HighThreshold; /* Set the ADCx low threshold */ ADCx->LTR = LowThreshold; } /** * @brief Configures the analog watchdog guarded single channel * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_Channel: the ADC channel to configure for the analog watchdog. * This parameter can be one of the following values: * @arg ADC_Channel_0: ADC Channel0 selected * @arg ADC_Channel_1: ADC Channel1 selected * @arg ADC_Channel_2: ADC Channel2 selected * @arg ADC_Channel_3: ADC Channel3 selected * @arg ADC_Channel_4: ADC Channel4 selected * @arg ADC_Channel_5: ADC Channel5 selected * @arg ADC_Channel_6: ADC Channel6 selected * @arg ADC_Channel_7: ADC Channel7 selected * @arg ADC_Channel_8: ADC Channel8 selected * @arg ADC_Channel_9: ADC Channel9 selected * @arg ADC_Channel_10: ADC Channel10 selected * @arg ADC_Channel_11: ADC Channel11 selected * @arg ADC_Channel_12: ADC Channel12 selected * @arg ADC_Channel_13: ADC Channel13 selected * @arg ADC_Channel_14: ADC Channel14 selected * @arg ADC_Channel_15: ADC Channel15 selected * @arg ADC_Channel_16: ADC Channel16 selected * @arg ADC_Channel_17: ADC Channel17 selected * @retval None */ void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_CHANNEL(ADC_Channel)); /* Get the old register value */ tmpreg = ADCx->CR1; /* Clear the Analog watchdog channel select bits */ tmpreg &= CR1_AWDCH_Reset; /* Set the Analog watchdog channel */ tmpreg |= ADC_Channel; /* Store the new register value */ ADCx->CR1 = tmpreg; } /** * @brief Enables or disables the temperature sensor and Vrefint channel. * @param NewState: new state of the temperature sensor. * This parameter can be: ENABLE or DISABLE. * @retval None */ void ADC_TempSensorVrefintCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the temperature sensor and Vrefint channel*/ ADC1->CR2 |= CR2_TSVREFE_Set; } else { /* Disable the temperature sensor and Vrefint channel*/ ADC1->CR2 &= CR2_TSVREFE_Reset; } } /** * @brief Checks whether the specified ADC flag is set or not. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg ADC_FLAG_AWD: Analog watchdog flag * @arg ADC_FLAG_EOC: End of conversion flag * @arg ADC_FLAG_JEOC: End of injected group conversion flag * @arg ADC_FLAG_JSTRT: Start of injected group conversion flag * @arg ADC_FLAG_STRT: Start of regular group conversion flag * @retval The new state of ADC_FLAG (SET or RESET). */ FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_GET_FLAG(ADC_FLAG)); /* Check the status of the specified ADC flag */ if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET) { /* ADC_FLAG is set */ bitstatus = SET; } else { /* ADC_FLAG is reset */ bitstatus = RESET; } /* Return the ADC_FLAG status */ return bitstatus; } /** * @brief Clears the ADCx's pending flags. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * @arg ADC_FLAG_AWD: Analog watchdog flag * @arg ADC_FLAG_EOC: End of conversion flag * @arg ADC_FLAG_JEOC: End of injected group conversion flag * @arg ADC_FLAG_JSTRT: Start of injected group conversion flag * @arg ADC_FLAG_STRT: Start of regular group conversion flag * @retval None */ void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG) { /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG)); /* Clear the selected ADC flags */ ADCx->SR = ~(uint32_t)ADC_FLAG; } /** * @brief Checks whether the specified ADC interrupt has occurred or not. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_IT: specifies the ADC interrupt source to check. * This parameter can be one of the following values: * @arg ADC_IT_EOC: End of conversion interrupt mask * @arg ADC_IT_AWD: Analog watchdog interrupt mask * @arg ADC_IT_JEOC: End of injected conversion interrupt mask * @retval The new state of ADC_IT (SET or RESET). */ ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT) { ITStatus bitstatus = RESET; uint32_t itmask = 0, enablestatus = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_GET_IT(ADC_IT)); /* Get the ADC IT index */ itmask = ADC_IT >> 8; /* Get the ADC_IT enable bit status */ enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ; /* Check the status of the specified ADC interrupt */ if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus) { /* ADC_IT is set */ bitstatus = SET; } else { /* ADC_IT is reset */ bitstatus = RESET; } /* Return the ADC_IT status */ return bitstatus; } /** * @brief Clears the ADCx's interrupt pending bits. * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral. * @param ADC_IT: specifies the ADC interrupt pending bit to clear. * This parameter can be any combination of the following values: * @arg ADC_IT_EOC: End of conversion interrupt mask * @arg ADC_IT_AWD: Analog watchdog interrupt mask * @arg ADC_IT_JEOC: End of injected conversion interrupt mask * @retval None */ void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT) { uint8_t itmask = 0; /* Check the parameters */ assert_param(IS_ADC_ALL_PERIPH(ADCx)); assert_param(IS_ADC_IT(ADC_IT)); /* Get the ADC IT index */ itmask = (uint8_t)(ADC_IT >> 8); /* Clear the selected ADC interrupt pending bits */ ADCx->SR = ~(uint32_t)itmask; } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_bkp.c ================================================ /** ****************************************************************************** * @file stm32f10x_bkp.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the BKP firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_bkp.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup BKP * @brief BKP driver modules * @{ */ /** @defgroup BKP_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup BKP_Private_Defines * @{ */ /* ------------ BKP registers bit address in the alias region --------------- */ #define BKP_OFFSET (BKP_BASE - PERIPH_BASE) /* --- CR Register ----*/ /* Alias word address of TPAL bit */ #define CR_OFFSET (BKP_OFFSET + 0x30) #define TPAL_BitNumber 0x01 #define CR_TPAL_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (TPAL_BitNumber * 4)) /* Alias word address of TPE bit */ #define TPE_BitNumber 0x00 #define CR_TPE_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (TPE_BitNumber * 4)) /* --- CSR Register ---*/ /* Alias word address of TPIE bit */ #define CSR_OFFSET (BKP_OFFSET + 0x34) #define TPIE_BitNumber 0x02 #define CSR_TPIE_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (TPIE_BitNumber * 4)) /* Alias word address of TIF bit */ #define TIF_BitNumber 0x09 #define CSR_TIF_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (TIF_BitNumber * 4)) /* Alias word address of TEF bit */ #define TEF_BitNumber 0x08 #define CSR_TEF_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (TEF_BitNumber * 4)) /* ---------------------- BKP registers bit mask ------------------------ */ /* RTCCR register bit mask */ #define RTCCR_CAL_MASK ((uint16_t)0xFF80) #define RTCCR_MASK ((uint16_t)0xFC7F) /** * @} */ /** @defgroup BKP_Private_Macros * @{ */ /** * @} */ /** @defgroup BKP_Private_Variables * @{ */ /** * @} */ /** @defgroup BKP_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup BKP_Private_Functions * @{ */ /** * @brief Deinitializes the BKP peripheral registers to their default reset values. * @param None * @retval None */ void BKP_DeInit(void) { RCC_BackupResetCmd(ENABLE); RCC_BackupResetCmd(DISABLE); } /** * @brief Configures the Tamper Pin active level. * @param BKP_TamperPinLevel: specifies the Tamper Pin active level. * This parameter can be one of the following values: * @arg BKP_TamperPinLevel_High: Tamper pin active on high level * @arg BKP_TamperPinLevel_Low: Tamper pin active on low level * @retval None */ void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel) { /* Check the parameters */ assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel)); *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel; } /** * @brief Enables or disables the Tamper Pin activation. * @param NewState: new state of the Tamper Pin activation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void BKP_TamperPinCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState; } /** * @brief Enables or disables the Tamper Pin Interrupt. * @param NewState: new state of the Tamper Pin Interrupt. * This parameter can be: ENABLE or DISABLE. * @retval None */ void BKP_ITConfig(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState; } /** * @brief Select the RTC output source to output on the Tamper pin. * @param BKP_RTCOutputSource: specifies the RTC output source. * This parameter can be one of the following values: * @arg BKP_RTCOutputSource_None: no RTC output on the Tamper pin. * @arg BKP_RTCOutputSource_CalibClock: output the RTC clock with frequency * divided by 64 on the Tamper pin. * @arg BKP_RTCOutputSource_Alarm: output the RTC Alarm pulse signal on * the Tamper pin. * @arg BKP_RTCOutputSource_Second: output the RTC Second pulse signal on * the Tamper pin. * @retval None */ void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource) { uint16_t tmpreg = 0; /* Check the parameters */ assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource)); tmpreg = BKP->RTCCR; /* Clear CCO, ASOE and ASOS bits */ tmpreg &= RTCCR_MASK; /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */ tmpreg |= BKP_RTCOutputSource; /* Store the new value */ BKP->RTCCR = tmpreg; } /** * @brief Sets RTC Clock Calibration value. * @param CalibrationValue: specifies the RTC Clock Calibration value. * This parameter must be a number between 0 and 0x7F. * @retval None */ void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue) { uint16_t tmpreg = 0; /* Check the parameters */ assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue)); tmpreg = BKP->RTCCR; /* Clear CAL[6:0] bits */ tmpreg &= RTCCR_CAL_MASK; /* Set CAL[6:0] bits according to CalibrationValue value */ // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif tmpreg |= CalibrationValue; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /* Store the new value */ BKP->RTCCR = tmpreg; } /** * @brief Writes user data to the specified Data Backup Register. * @param BKP_DR: specifies the Data Backup Register. * This parameter can be BKP_DRx where x:[1, 42] * @param Data: data to write * @retval None */ void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_BKP_DR(BKP_DR)); tmp = (uint32_t)BKP_BASE; tmp += BKP_DR; *(__IO uint32_t *) tmp = Data; } /** * @brief Reads data from the specified Data Backup Register. * @param BKP_DR: specifies the Data Backup Register. * This parameter can be BKP_DRx where x:[1, 42] * @retval The content of the specified Data Backup Register */ uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_BKP_DR(BKP_DR)); tmp = (uint32_t)BKP_BASE; tmp += BKP_DR; return (*(__IO uint16_t *) tmp); } /** * @brief Checks whether the Tamper Pin Event flag is set or not. * @param None * @retval The new state of the Tamper Pin Event flag (SET or RESET). */ FlagStatus BKP_GetFlagStatus(void) { return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB); } /** * @brief Clears Tamper Pin Event pending flag. * @param None * @retval None */ void BKP_ClearFlag(void) { /* Set CTE bit to clear Tamper Pin Event flag */ BKP->CSR |= BKP_CSR_CTE; } /** * @brief Checks whether the Tamper Pin Interrupt has occurred or not. * @param None * @retval The new state of the Tamper Pin Interrupt (SET or RESET). */ ITStatus BKP_GetITStatus(void) { return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB); } /** * @brief Clears Tamper Pin Interrupt pending bit. * @param None * @retval None */ void BKP_ClearITPendingBit(void) { /* Set CTI bit to clear Tamper Pin Interrupt pending bit */ BKP->CSR |= BKP_CSR_CTI; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_can.c ================================================ /** ****************************************************************************** * @file stm32f10x_can.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the CAN firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_can.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup CAN * @brief CAN driver modules * @{ */ /** @defgroup CAN_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup CAN_Private_Defines * @{ */ /* CAN Master Control Register bits */ #define MCR_DBF ((uint32_t)0x00010000) /* software master reset */ /* CAN Mailbox Transmit Request */ #define TMIDxR_TXRQ ((uint32_t)0x00000001) /* Transmit mailbox request */ /* CAN Filter Master Register bits */ #define FMR_FINIT ((uint32_t)0x00000001) /* Filter init mode */ /* Time out for INAK bit */ #define INAK_TIMEOUT ((uint32_t)0x0000FFFF) /* Time out for SLAK bit */ #define SLAK_TIMEOUT ((uint32_t)0x0000FFFF) /* Flags in TSR register */ #define CAN_FLAGS_TSR ((uint32_t)0x08000000) /* Flags in RF1R register */ #define CAN_FLAGS_RF1R ((uint32_t)0x04000000) /* Flags in RF0R register */ #define CAN_FLAGS_RF0R ((uint32_t)0x02000000) /* Flags in MSR register */ #define CAN_FLAGS_MSR ((uint32_t)0x01000000) /* Flags in ESR register */ #define CAN_FLAGS_ESR ((uint32_t)0x00F00000) /* Mailboxes definition */ #define CAN_TXMAILBOX_0 ((uint8_t)0x00) #define CAN_TXMAILBOX_1 ((uint8_t)0x01) #define CAN_TXMAILBOX_2 ((uint8_t)0x02) #define CAN_MODE_MASK ((uint32_t) 0x00000003) /** * @} */ /** @defgroup CAN_Private_Macros * @{ */ /** * @} */ /** @defgroup CAN_Private_Variables * @{ */ /** * @} */ /** @defgroup CAN_Private_FunctionPrototypes * @{ */ static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit); /** * @} */ /** @defgroup CAN_Private_Functions * @{ */ /** * @brief Deinitializes the CAN peripheral registers to their default reset values. * @param CANx: where x can be 1 or 2 to select the CAN peripheral. * @retval None. */ void CAN_DeInit(CAN_TypeDef* CANx) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); if (CANx == CAN1) { /* Enable CAN1 reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE); /* Release CAN1 from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE); } else { /* Enable CAN2 reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE); /* Release CAN2 from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE); } } /** * @brief Initializes the CAN peripheral according to the specified * parameters in the CAN_InitStruct. * @param CANx: where x can be 1 or 2 to to select the CAN * peripheral. * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure that * contains the configuration information for the * CAN peripheral. * @retval Constant indicates initialization succeed which will be * CAN_InitStatus_Failed or CAN_InitStatus_Success. */ uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct) { uint8_t InitStatus = CAN_InitStatus_Failed; uint32_t wait_ack = 0x00000000; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_TTCM)); assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_ABOM)); assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_AWUM)); assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_NART)); assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_RFLM)); assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_TXFP)); assert_param(IS_CAN_MODE(CAN_InitStruct->CAN_Mode)); assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW)); assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1)); assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2)); assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler)); /* Exit from sleep mode */ CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP); /* Request initialisation */ CANx->MCR |= CAN_MCR_INRQ ; /* Wait the acknowledge */ while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT)) { wait_ack++; } /* Check acknowledge */ if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) { InitStatus = CAN_InitStatus_Failed; } else { /* Set the time triggered communication mode */ if (CAN_InitStruct->CAN_TTCM == ENABLE) { CANx->MCR |= CAN_MCR_TTCM; } else { CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM; } /* Set the automatic bus-off management */ if (CAN_InitStruct->CAN_ABOM == ENABLE) { CANx->MCR |= CAN_MCR_ABOM; } else { CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM; } /* Set the automatic wake-up mode */ if (CAN_InitStruct->CAN_AWUM == ENABLE) { CANx->MCR |= CAN_MCR_AWUM; } else { CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM; } /* Set the no automatic retransmission */ if (CAN_InitStruct->CAN_NART == ENABLE) { CANx->MCR |= CAN_MCR_NART; } else { CANx->MCR &= ~(uint32_t)CAN_MCR_NART; } /* Set the receive FIFO locked mode */ if (CAN_InitStruct->CAN_RFLM == ENABLE) { CANx->MCR |= CAN_MCR_RFLM; } else { CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM; } /* Set the transmit FIFO priority */ if (CAN_InitStruct->CAN_TXFP == ENABLE) { CANx->MCR |= CAN_MCR_TXFP; } else { CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP; } /* Set the bit timing register */ CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \ ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \ ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \ ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \ ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1); /* Request leave initialisation */ CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ; /* Wait the acknowledge */ wait_ack = 0; while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT)) { wait_ack++; } /* ...and check acknowledged */ if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) { InitStatus = CAN_InitStatus_Failed; } else { InitStatus = CAN_InitStatus_Success ; } } /* At this step, return the status of initialization */ return InitStatus; } /** * @brief Initializes the CAN peripheral according to the specified * parameters in the CAN_FilterInitStruct. * @param CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef * structure that contains the configuration * information. * @retval None. */ void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct) { uint32_t filter_number_bit_pos = 0; /* Check the parameters */ assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber)); assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode)); assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale)); assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment)); assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation)); filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber; /* Initialisation mode for the filter */ CAN1->FMR |= FMR_FINIT; /* Filter Deactivation */ CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos; /* Filter Scale */ if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit) { /* 16-bit scale for the filter */ CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos; /* First 16-bit identifier and First 16-bit mask */ /* Or First 16-bit identifier and Second 16-bit identifier */ CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) | (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow); /* Second 16-bit identifier and Second 16-bit mask */ /* Or Third 16-bit identifier and Fourth 16-bit identifier */ CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) | (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh); } if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit) { /* 32-bit scale for the filter */ CAN1->FS1R |= filter_number_bit_pos; /* 32-bit identifier or First 32-bit identifier */ CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) | (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow); /* 32-bit mask or Second 32-bit identifier */ CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) | (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow); } /* Filter Mode */ if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask) { /*Id/Mask mode for the filter*/ CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos; } else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */ { /*Identifier list mode for the filter*/ CAN1->FM1R |= (uint32_t)filter_number_bit_pos; } /* Filter FIFO assignment */ if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0) { /* FIFO 0 assignation for the filter */ CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos; } if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1) { /* FIFO 1 assignation for the filter */ CAN1->FFA1R |= (uint32_t)filter_number_bit_pos; } /* Filter activation */ if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE) { CAN1->FA1R |= filter_number_bit_pos; } /* Leave the initialisation mode for the filter */ CAN1->FMR &= ~FMR_FINIT; } /** * @brief Fills each CAN_InitStruct member with its default value. * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure which * will be initialized. * @retval None. */ void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct) { /* Reset CAN init structure parameters values */ /* Initialize the time triggered communication mode */ CAN_InitStruct->CAN_TTCM = DISABLE; /* Initialize the automatic bus-off management */ CAN_InitStruct->CAN_ABOM = DISABLE; /* Initialize the automatic wake-up mode */ CAN_InitStruct->CAN_AWUM = DISABLE; /* Initialize the no automatic retransmission */ CAN_InitStruct->CAN_NART = DISABLE; /* Initialize the receive FIFO locked mode */ CAN_InitStruct->CAN_RFLM = DISABLE; /* Initialize the transmit FIFO priority */ CAN_InitStruct->CAN_TXFP = DISABLE; /* Initialize the CAN_Mode member */ CAN_InitStruct->CAN_Mode = CAN_Mode_Normal; /* Initialize the CAN_SJW member */ CAN_InitStruct->CAN_SJW = CAN_SJW_1tq; /* Initialize the CAN_BS1 member */ CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq; /* Initialize the CAN_BS2 member */ CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq; /* Initialize the CAN_Prescaler member */ CAN_InitStruct->CAN_Prescaler = 1; } /** * @brief Select the start bank filter for slave CAN. * @note This function applies only to STM32 Connectivity line devices. * @param CAN_BankNumber: Select the start slave bank filter from 1..27. * @retval None. */ void CAN_SlaveStartBank(uint8_t CAN_BankNumber) { /* Check the parameters */ assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber)); /* Enter Initialisation mode for the filter */ CAN1->FMR |= FMR_FINIT; /* Select the start slave bank */ CAN1->FMR &= (uint32_t)0xFFFFC0F1 ; CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8; /* Leave Initialisation mode for the filter */ CAN1->FMR &= ~FMR_FINIT; } /** * @brief Enables or disables the DBG Freeze for CAN. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param NewState: new state of the CAN peripheral. This parameter can * be: ENABLE or DISABLE. * @retval None. */ void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable Debug Freeze */ CANx->MCR |= MCR_DBF; } else { /* Disable Debug Freeze */ CANx->MCR &= ~MCR_DBF; } } /** * @brief Enables or disabes the CAN Time TriggerOperation communication mode. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param NewState : Mode new state , can be one of @ref FunctionalState. * @note when enabled, Time stamp (TIME[15:0]) value is sent in the last * two data bytes of the 8-byte message: TIME[7:0] in data byte 6 * and TIME[15:8] in data byte 7 * @note DLC must be programmed as 8 in order Time Stamp (2 bytes) to be * sent over the CAN bus. * @retval None */ void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the TTCM mode */ CANx->MCR |= CAN_MCR_TTCM; /* Set TGT bits */ CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT); CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT); CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT); } else { /* Disable the TTCM mode */ CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM); /* Reset TGT bits */ CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT); CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT); CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT); } } /** * @brief Initiates the transmission of a message. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param TxMessage: pointer to a structure which contains CAN Id, CAN * DLC and CAN data. * @retval The number of the mailbox that is used for transmission * or CAN_TxStatus_NoMailBox if there is no empty mailbox. */ uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage) { uint8_t transmit_mailbox = 0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_IDTYPE(TxMessage->IDE)); assert_param(IS_CAN_RTR(TxMessage->RTR)); assert_param(IS_CAN_DLC(TxMessage->DLC)); /* Select one empty transmit mailbox */ if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) { transmit_mailbox = 0; } else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) { transmit_mailbox = 1; } else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2) { transmit_mailbox = 2; } else { transmit_mailbox = CAN_TxStatus_NoMailBox; } if (transmit_mailbox != CAN_TxStatus_NoMailBox) { /* Set up the Id */ CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ; if (TxMessage->IDE == CAN_Id_Standard) { assert_param(IS_CAN_STDID(TxMessage->StdId)); CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \ TxMessage->RTR); } else { assert_param(IS_CAN_EXTID(TxMessage->ExtId)); CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \ TxMessage->IDE | \ TxMessage->RTR); } /* Set up the DLC */ TxMessage->DLC &= (uint8_t)0x0000000F; CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0; CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC; /* Set up the data field */ CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | ((uint32_t)TxMessage->Data[2] << 16) | ((uint32_t)TxMessage->Data[1] << 8) | ((uint32_t)TxMessage->Data[0])); CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | ((uint32_t)TxMessage->Data[6] << 16) | ((uint32_t)TxMessage->Data[5] << 8) | ((uint32_t)TxMessage->Data[4])); /* Request transmission */ CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ; } return transmit_mailbox; } /** * @brief Checks the transmission of a message. * @param CANx: where x can be 1 or 2 to to select the * CAN peripheral. * @param TransmitMailbox: the number of the mailbox that is used for * transmission. * @retval CAN_TxStatus_Ok if the CAN driver transmits the message, CAN_TxStatus_Failed * in an other case. */ uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox) { uint32_t state = 0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox)); switch (TransmitMailbox) { case (CAN_TXMAILBOX_0): state = CANx->TSR & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0); break; case (CAN_TXMAILBOX_1): state = CANx->TSR & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1); break; case (CAN_TXMAILBOX_2): state = CANx->TSR & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2); break; default: state = CAN_TxStatus_Failed; break; } switch (state) { /* transmit pending */ case (0x0): state = CAN_TxStatus_Pending; break; /* transmit failed */ case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed; break; case (CAN_TSR_RQCP1 | CAN_TSR_TME1): state = CAN_TxStatus_Failed; break; case (CAN_TSR_RQCP2 | CAN_TSR_TME2): state = CAN_TxStatus_Failed; break; /* transmit succeeded */ case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok; break; case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok; break; case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok; break; default: state = CAN_TxStatus_Failed; break; } return (uint8_t) state; } /** * @brief Cancels a transmit request. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param Mailbox: Mailbox number. * @retval None. */ void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox)); /* abort transmission */ switch (Mailbox) { case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0; break; case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1; break; case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2; break; default: break; } } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /** * @brief Receives a message. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1. * @param RxMessage: pointer to a structure receive message which contains * CAN Id, CAN DLC, CAN datas and FMI number. * @retval None. */ void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_FIFO(FIFONumber)); /* Get the Id */ RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR; if (RxMessage->IDE == CAN_Id_Standard) { RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21); } else { RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3); } RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR; /* Get the DLC */ RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR; /* Get the FMI */ RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8); /* Get the data field */ RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR; RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8); RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16); RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24); RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR; RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8); RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16); RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24); /* Release the FIFO */ /* Release FIFO0 */ if (FIFONumber == CAN_FIFO0) { CANx->RF0R |= CAN_RF0R_RFOM0; } /* Release FIFO1 */ else /* FIFONumber == CAN_FIFO1 */ { CANx->RF1R |= CAN_RF1R_RFOM1; } } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /** * @brief Releases the specified FIFO. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param FIFONumber: FIFO to release, CAN_FIFO0 or CAN_FIFO1. * @retval None. */ void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_FIFO(FIFONumber)); /* Release FIFO0 */ if (FIFONumber == CAN_FIFO0) { CANx->RF0R |= CAN_RF0R_RFOM0; } /* Release FIFO1 */ else /* FIFONumber == CAN_FIFO1 */ { CANx->RF1R |= CAN_RF1R_RFOM1; } } /** * @brief Returns the number of pending messages. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1. * @retval NbMessage : which is the number of pending message. */ uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber) { uint8_t message_pending=0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_FIFO(FIFONumber)); if (FIFONumber == CAN_FIFO0) { message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03); } else if (FIFONumber == CAN_FIFO1) { message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03); } else { message_pending = 0; } return message_pending; } /** * @brief Select the CAN Operation mode. * @param CAN_OperatingMode : CAN Operating Mode. This parameter can be one * of @ref CAN_OperatingMode_TypeDef enumeration. * @retval status of the requested mode which can be * - CAN_ModeStatus_Failed CAN failed entering the specific mode * - CAN_ModeStatus_Success CAN Succeed entering the specific mode */ uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode) { uint8_t status = CAN_ModeStatus_Failed; /* Timeout for INAK or also for SLAK bits*/ uint32_t timeout = INAK_TIMEOUT; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode)); if (CAN_OperatingMode == CAN_OperatingMode_Initialization) { /* Request initialisation */ CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ); /* Wait the acknowledge */ while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0)) { timeout--; } if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) { status = CAN_ModeStatus_Failed; } else { status = CAN_ModeStatus_Success; } } else if (CAN_OperatingMode == CAN_OperatingMode_Normal) { /* Request leave initialisation and sleep mode and enter Normal mode */ CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ)); /* Wait the acknowledge */ while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0)) { timeout--; } if ((CANx->MSR & CAN_MODE_MASK) != 0) { status = CAN_ModeStatus_Failed; } else { status = CAN_ModeStatus_Success; } } else if (CAN_OperatingMode == CAN_OperatingMode_Sleep) { /* Request Sleep mode */ CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP); /* Wait the acknowledge */ while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0)) { timeout--; } if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) { status = CAN_ModeStatus_Failed; } else { status = CAN_ModeStatus_Success; } } else { status = CAN_ModeStatus_Failed; } return (uint8_t) status; } /** * @brief Enters the low power mode. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @retval status: CAN_Sleep_Ok if sleep entered, CAN_Sleep_Failed in an * other case. */ uint8_t CAN_Sleep(CAN_TypeDef* CANx) { uint8_t sleepstatus = CAN_Sleep_Failed; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); /* Request Sleep mode */ CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP); /* Sleep mode status */ if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK) { /* Sleep mode not entered */ sleepstatus = CAN_Sleep_Ok; } /* return sleep mode status */ return (uint8_t)sleepstatus; } /** * @brief Wakes the CAN up. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @retval status: CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed in an * other case. */ uint8_t CAN_WakeUp(CAN_TypeDef* CANx) { uint32_t wait_slak = SLAK_TIMEOUT; uint8_t wakeupstatus = CAN_WakeUp_Failed; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); /* Wake up request */ CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP; /* Sleep mode status */ while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00)) { wait_slak--; } if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK) { /* wake up done : Sleep mode exited */ wakeupstatus = CAN_WakeUp_Ok; } /* return wakeup status */ return (uint8_t)wakeupstatus; } /** * @brief Returns the CANx's last error code (LEC). * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @retval CAN_ErrorCode: specifies the Error code : * - CAN_ERRORCODE_NoErr No Error * - CAN_ERRORCODE_StuffErr Stuff Error * - CAN_ERRORCODE_FormErr Form Error * - CAN_ERRORCODE_ACKErr Acknowledgment Error * - CAN_ERRORCODE_BitRecessiveErr Bit Recessive Error * - CAN_ERRORCODE_BitDominantErr Bit Dominant Error * - CAN_ERRORCODE_CRCErr CRC Error * - CAN_ERRORCODE_SoftwareSetErr Software Set Error */ uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx) { uint8_t errorcode=0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); /* Get the error code*/ errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC); /* Return the error code*/ return errorcode; } /** * @brief Returns the CANx Receive Error Counter (REC). * @note In case of an error during reception, this counter is incremented * by 1 or by 8 depending on the error condition as defined by the CAN * standard. After every successful reception, the counter is * decremented by 1 or reset to 120 if its value was higher than 128. * When the counter value exceeds 127, the CAN controller enters the * error passive state. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @retval CAN Receive Error Counter. */ uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx) { uint8_t counter=0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); /* Get the Receive Error Counter*/ counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24); /* Return the Receive Error Counter*/ return counter; } /** * @brief Returns the LSB of the 9-bit CANx Transmit Error Counter(TEC). * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @retval LSB of the 9-bit CAN Transmit Error Counter. */ uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx) { uint8_t counter=0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */ counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16); /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */ return counter; } /** * @brief Enables or disables the specified CANx interrupts. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param CAN_IT: specifies the CAN interrupt sources to be enabled or disabled. * This parameter can be: * - CAN_IT_TME, * - CAN_IT_FMP0, * - CAN_IT_FF0, * - CAN_IT_FOV0, * - CAN_IT_FMP1, * - CAN_IT_FF1, * - CAN_IT_FOV1, * - CAN_IT_EWG, * - CAN_IT_EPV, * - CAN_IT_LEC, * - CAN_IT_ERR, * - CAN_IT_WKU or * - CAN_IT_SLK. * @param NewState: new state of the CAN interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None. */ void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_IT(CAN_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected CANx interrupt */ CANx->IER |= CAN_IT; } else { /* Disable the selected CANx interrupt */ CANx->IER &= ~CAN_IT; } } /** * @brief Checks whether the specified CAN flag is set or not. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param CAN_FLAG: specifies the flag to check. * This parameter can be one of the following flags: * - CAN_FLAG_EWG * - CAN_FLAG_EPV * - CAN_FLAG_BOF * - CAN_FLAG_RQCP0 * - CAN_FLAG_RQCP1 * - CAN_FLAG_RQCP2 * - CAN_FLAG_FMP1 * - CAN_FLAG_FF1 * - CAN_FLAG_FOV1 * - CAN_FLAG_FMP0 * - CAN_FLAG_FF0 * - CAN_FLAG_FOV0 * - CAN_FLAG_WKU * - CAN_FLAG_SLAK * - CAN_FLAG_LEC * @retval The new state of CAN_FLAG (SET or RESET). */ FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_GET_FLAG(CAN_FLAG)); if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET) { /* Check the status of the specified CAN flag */ if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) { /* CAN_FLAG is set */ bitstatus = SET; } else { /* CAN_FLAG is reset */ bitstatus = RESET; } } else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET) { /* Check the status of the specified CAN flag */ if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) { /* CAN_FLAG is set */ bitstatus = SET; } else { /* CAN_FLAG is reset */ bitstatus = RESET; } } else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET) { /* Check the status of the specified CAN flag */ if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) { /* CAN_FLAG is set */ bitstatus = SET; } else { /* CAN_FLAG is reset */ bitstatus = RESET; } } else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET) { /* Check the status of the specified CAN flag */ if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) { /* CAN_FLAG is set */ bitstatus = SET; } else { /* CAN_FLAG is reset */ bitstatus = RESET; } } else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */ { /* Check the status of the specified CAN flag */ if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) { /* CAN_FLAG is set */ bitstatus = SET; } else { /* CAN_FLAG is reset */ bitstatus = RESET; } } /* Return the CAN_FLAG status */ return bitstatus; } /** * @brief Clears the CAN's pending flags. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param CAN_FLAG: specifies the flag to clear. * This parameter can be one of the following flags: * - CAN_FLAG_RQCP0 * - CAN_FLAG_RQCP1 * - CAN_FLAG_RQCP2 * - CAN_FLAG_FF1 * - CAN_FLAG_FOV1 * - CAN_FLAG_FF0 * - CAN_FLAG_FOV0 * - CAN_FLAG_WKU * - CAN_FLAG_SLAK * - CAN_FLAG_LEC * @retval None. */ void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG) { uint32_t flagtmp=0; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG)); if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */ { /* Clear the selected CAN flags */ CANx->ESR = (uint32_t)RESET; } else /* MSR or TSR or RF0R or RF1R */ { flagtmp = CAN_FLAG & 0x000FFFFF; if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET) { /* Receive Flags */ CANx->RF0R = (uint32_t)(flagtmp); } else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET) { /* Receive Flags */ CANx->RF1R = (uint32_t)(flagtmp); } else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET) { /* Transmit Flags */ CANx->TSR = (uint32_t)(flagtmp); } else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */ { /* Operating mode Flags */ CANx->MSR = (uint32_t)(flagtmp); } } } /** * @brief Checks whether the specified CANx interrupt has occurred or not. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param CAN_IT: specifies the CAN interrupt source to check. * This parameter can be one of the following flags: * - CAN_IT_TME * - CAN_IT_FMP0 * - CAN_IT_FF0 * - CAN_IT_FOV0 * - CAN_IT_FMP1 * - CAN_IT_FF1 * - CAN_IT_FOV1 * - CAN_IT_WKU * - CAN_IT_SLK * - CAN_IT_EWG * - CAN_IT_EPV * - CAN_IT_BOF * - CAN_IT_LEC * - CAN_IT_ERR * @retval The current state of CAN_IT (SET or RESET). */ ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT) { ITStatus itstatus = RESET; /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_IT(CAN_IT)); /* check the enable interrupt bit */ if((CANx->IER & CAN_IT) != RESET) { /* in case the Interrupt is enabled, .... */ switch (CAN_IT) { case CAN_IT_TME: /* Check CAN_TSR_RQCPx bits */ itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2); break; case CAN_IT_FMP0: /* Check CAN_RF0R_FMP0 bit */ itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0); break; case CAN_IT_FF0: /* Check CAN_RF0R_FULL0 bit */ itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0); break; case CAN_IT_FOV0: /* Check CAN_RF0R_FOVR0 bit */ itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0); break; case CAN_IT_FMP1: /* Check CAN_RF1R_FMP1 bit */ itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1); break; case CAN_IT_FF1: /* Check CAN_RF1R_FULL1 bit */ itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1); break; case CAN_IT_FOV1: /* Check CAN_RF1R_FOVR1 bit */ itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1); break; case CAN_IT_WKU: /* Check CAN_MSR_WKUI bit */ itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI); break; case CAN_IT_SLK: /* Check CAN_MSR_SLAKI bit */ itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI); break; case CAN_IT_EWG: /* Check CAN_ESR_EWGF bit */ itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF); break; case CAN_IT_EPV: /* Check CAN_ESR_EPVF bit */ itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF); break; case CAN_IT_BOF: /* Check CAN_ESR_BOFF bit */ itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF); break; case CAN_IT_LEC: /* Check CAN_ESR_LEC bit */ itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC); break; case CAN_IT_ERR: /* Check CAN_MSR_ERRI bit */ itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); break; default : /* in case of error, return RESET */ itstatus = RESET; break; } } else { /* in case the Interrupt is not enabled, return RESET */ itstatus = RESET; } /* Return the CAN_IT status */ return itstatus; } /** * @brief Clears the CANx's interrupt pending bits. * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. * @param CAN_IT: specifies the interrupt pending bit to clear. * - CAN_IT_TME * - CAN_IT_FF0 * - CAN_IT_FOV0 * - CAN_IT_FF1 * - CAN_IT_FOV1 * - CAN_IT_WKU * - CAN_IT_SLK * - CAN_IT_EWG * - CAN_IT_EPV * - CAN_IT_BOF * - CAN_IT_LEC * - CAN_IT_ERR * @retval None. */ void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT) { /* Check the parameters */ assert_param(IS_CAN_ALL_PERIPH(CANx)); assert_param(IS_CAN_CLEAR_IT(CAN_IT)); switch (CAN_IT) { case CAN_IT_TME: /* Clear CAN_TSR_RQCPx (rc_w1)*/ CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2; break; case CAN_IT_FF0: /* Clear CAN_RF0R_FULL0 (rc_w1)*/ CANx->RF0R = CAN_RF0R_FULL0; break; case CAN_IT_FOV0: /* Clear CAN_RF0R_FOVR0 (rc_w1)*/ CANx->RF0R = CAN_RF0R_FOVR0; break; case CAN_IT_FF1: /* Clear CAN_RF1R_FULL1 (rc_w1)*/ CANx->RF1R = CAN_RF1R_FULL1; break; case CAN_IT_FOV1: /* Clear CAN_RF1R_FOVR1 (rc_w1)*/ CANx->RF1R = CAN_RF1R_FOVR1; break; case CAN_IT_WKU: /* Clear CAN_MSR_WKUI (rc_w1)*/ CANx->MSR = CAN_MSR_WKUI; break; case CAN_IT_SLK: /* Clear CAN_MSR_SLAKI (rc_w1)*/ CANx->MSR = CAN_MSR_SLAKI; break; case CAN_IT_EWG: /* Clear CAN_MSR_ERRI (rc_w1) */ CANx->MSR = CAN_MSR_ERRI; /* Note : the corresponding Flag is cleared by hardware depending of the CAN Bus status*/ break; case CAN_IT_EPV: /* Clear CAN_MSR_ERRI (rc_w1) */ CANx->MSR = CAN_MSR_ERRI; /* Note : the corresponding Flag is cleared by hardware depending of the CAN Bus status*/ break; case CAN_IT_BOF: /* Clear CAN_MSR_ERRI (rc_w1) */ CANx->MSR = CAN_MSR_ERRI; /* Note : the corresponding Flag is cleared by hardware depending of the CAN Bus status*/ break; case CAN_IT_LEC: /* Clear LEC bits */ CANx->ESR = RESET; /* Clear CAN_MSR_ERRI (rc_w1) */ CANx->MSR = CAN_MSR_ERRI; break; case CAN_IT_ERR: /*Clear LEC bits */ CANx->ESR = RESET; /* Clear CAN_MSR_ERRI (rc_w1) */ CANx->MSR = CAN_MSR_ERRI; /* Note : BOFF, EPVF and EWGF Flags are cleared by hardware depending of the CAN Bus status*/ break; default : break; } } /** * @brief Checks whether the CAN interrupt has occurred or not. * @param CAN_Reg: specifies the CAN interrupt register to check. * @param It_Bit: specifies the interrupt source bit to check. * @retval The new state of the CAN Interrupt (SET or RESET). */ static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit) { ITStatus pendingbitstatus = RESET; if ((CAN_Reg & It_Bit) != (uint32_t)RESET) { /* CAN_IT is set */ pendingbitstatus = SET; } else { /* CAN_IT is reset */ pendingbitstatus = RESET; } return pendingbitstatus; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_cec.c ================================================ /** ****************************************************************************** * @file stm32f10x_cec.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the CEC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_cec.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup CEC * @brief CEC driver modules * @{ */ /** @defgroup CEC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup CEC_Private_Defines * @{ */ /* ------------ CEC registers bit address in the alias region ----------- */ #define CEC_OFFSET (CEC_BASE - PERIPH_BASE) /* --- CFGR Register ---*/ /* Alias word address of PE bit */ #define CFGR_OFFSET (CEC_OFFSET + 0x00) #define PE_BitNumber 0x00 #define CFGR_PE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (PE_BitNumber * 4)) /* Alias word address of IE bit */ #define IE_BitNumber 0x01 #define CFGR_IE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (IE_BitNumber * 4)) /* --- CSR Register ---*/ /* Alias word address of TSOM bit */ #define CSR_OFFSET (CEC_OFFSET + 0x10) #define TSOM_BitNumber 0x00 #define CSR_TSOM_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (TSOM_BitNumber * 4)) /* Alias word address of TEOM bit */ #define TEOM_BitNumber 0x01 #define CSR_TEOM_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (TEOM_BitNumber * 4)) #define CFGR_CLEAR_Mask (uint8_t)(0xF3) /* CFGR register Mask */ #define FLAG_Mask ((uint32_t)0x00FFFFFF) /* CEC FLAG mask */ /** * @} */ /** @defgroup CEC_Private_Macros * @{ */ /** * @} */ /** @defgroup CEC_Private_Variables * @{ */ /** * @} */ /** @defgroup CEC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup CEC_Private_Functions * @{ */ /** * @brief Deinitializes the CEC peripheral registers to their default reset * values. * @param None * @retval None */ void CEC_DeInit(void) { /* Enable CEC reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE); /* Release CEC from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); } /** * @brief Initializes the CEC peripheral according to the specified * parameters in the CEC_InitStruct. * @param CEC_InitStruct: pointer to an CEC_InitTypeDef structure that * contains the configuration information for the specified * CEC peripheral. * @retval None */ void CEC_Init(CEC_InitTypeDef* CEC_InitStruct) { // [ILG] uint16_t tmpreg = 0; uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_CEC_BIT_TIMING_ERROR_MODE(CEC_InitStruct->CEC_BitTimingMode)); assert_param(IS_CEC_BIT_PERIOD_ERROR_MODE(CEC_InitStruct->CEC_BitPeriodMode)); /*---------------------------- CEC CFGR Configuration -----------------*/ /* Get the CEC CFGR value */ tmpreg = CEC->CFGR; /* Clear BTEM and BPEM bits */ tmpreg &= CFGR_CLEAR_Mask; /* Configure CEC: Bit Timing Error and Bit Period Error */ tmpreg |= (uint16_t)(CEC_InitStruct->CEC_BitTimingMode | CEC_InitStruct->CEC_BitPeriodMode); /* Write to CEC CFGR register*/ CEC->CFGR = tmpreg; } /** * @brief Enables or disables the specified CEC peripheral. * @param NewState: new state of the CEC peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void CEC_Cmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CFGR_PE_BB = (uint32_t)NewState; if(NewState == DISABLE) { /* Wait until the PE bit is cleared by hardware (Idle Line detected) */ while((CEC->CFGR & CEC_CFGR_PE) != (uint32_t)RESET) { } } } /** * @brief Enables or disables the CEC interrupt. * @param NewState: new state of the CEC interrupt. * This parameter can be: ENABLE or DISABLE. * @retval None */ void CEC_ITConfig(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CFGR_IE_BB = (uint32_t)NewState; } /** * @brief Defines the Own Address of the CEC device. * @param CEC_OwnAddress: The CEC own address * @retval None */ void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress) { /* Check the parameters */ assert_param(IS_CEC_ADDRESS(CEC_OwnAddress)); /* Set the CEC own address */ CEC->OAR = CEC_OwnAddress; } /** * @brief Sets the CEC prescaler value. * @param CEC_Prescaler: CEC prescaler new value * @retval None */ void CEC_SetPrescaler(uint16_t CEC_Prescaler) { /* Check the parameters */ assert_param(IS_CEC_PRESCALER(CEC_Prescaler)); /* Set the Prescaler value*/ CEC->PRES = CEC_Prescaler; } /** * @brief Transmits single data through the CEC peripheral. * @param Data: the data to transmit. * @retval None */ void CEC_SendDataByte(uint8_t Data) { /* Transmit Data */ CEC->TXD = Data ; } /** * @brief Returns the most recent received data by the CEC peripheral. * @param None * @retval The received data. */ uint8_t CEC_ReceiveDataByte(void) { /* Receive Data */ return (uint8_t)(CEC->RXD); } /** * @brief Starts a new message. * @param None * @retval None */ void CEC_StartOfMessage(void) { /* Starts of new message */ *(__IO uint32_t *) CSR_TSOM_BB = (uint32_t)0x1; } /** * @brief Transmits message with or without an EOM bit. * @param NewState: new state of the CEC Tx End Of Message. * This parameter can be: ENABLE or DISABLE. * @retval None */ void CEC_EndOfMessageCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); /* The data byte will be transmitted with or without an EOM bit*/ *(__IO uint32_t *) CSR_TEOM_BB = (uint32_t)NewState; } /** * @brief Gets the CEC flag status * @param CEC_FLAG: specifies the CEC flag to check. * This parameter can be one of the following values: * @arg CEC_FLAG_BTE: Bit Timing Error * @arg CEC_FLAG_BPE: Bit Period Error * @arg CEC_FLAG_RBTFE: Rx Block Transfer Finished Error * @arg CEC_FLAG_SBE: Start Bit Error * @arg CEC_FLAG_ACKE: Block Acknowledge Error * @arg CEC_FLAG_LINE: Line Error * @arg CEC_FLAG_TBTFE: Tx Block Transfer Finished Error * @arg CEC_FLAG_TEOM: Tx End Of Message * @arg CEC_FLAG_TERR: Tx Error * @arg CEC_FLAG_TBTRF: Tx Byte Transfer Request or Block Transfer Finished * @arg CEC_FLAG_RSOM: Rx Start Of Message * @arg CEC_FLAG_REOM: Rx End Of Message * @arg CEC_FLAG_RERR: Rx Error * @arg CEC_FLAG_RBTF: Rx Byte/Block Transfer Finished * @retval The new state of CEC_FLAG (SET or RESET) */ FlagStatus CEC_GetFlagStatus(uint32_t CEC_FLAG) { FlagStatus bitstatus = RESET; uint32_t cecreg = 0, cecbase = 0; /* Check the parameters */ assert_param(IS_CEC_GET_FLAG(CEC_FLAG)); /* Get the CEC peripheral base address */ cecbase = (uint32_t)(CEC_BASE); /* Read flag register index */ cecreg = CEC_FLAG >> 28; /* Get bit[23:0] of the flag */ CEC_FLAG &= FLAG_Mask; if(cecreg != 0) { /* Flag in CEC ESR Register */ CEC_FLAG = (uint32_t)(CEC_FLAG >> 16); /* Get the CEC ESR register address */ cecbase += 0xC; } else { /* Get the CEC CSR register address */ cecbase += 0x10; } if(((*(__IO uint32_t *)cecbase) & CEC_FLAG) != (uint32_t)RESET) { /* CEC_FLAG is set */ bitstatus = SET; } else { /* CEC_FLAG is reset */ bitstatus = RESET; } /* Return the CEC_FLAG status */ return bitstatus; } /** * @brief Clears the CEC's pending flags. * @param CEC_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * @arg CEC_FLAG_TERR: Tx Error * @arg CEC_FLAG_TBTRF: Tx Byte Transfer Request or Block Transfer Finished * @arg CEC_FLAG_RSOM: Rx Start Of Message * @arg CEC_FLAG_REOM: Rx End Of Message * @arg CEC_FLAG_RERR: Rx Error * @arg CEC_FLAG_RBTF: Rx Byte/Block Transfer Finished * @retval None */ void CEC_ClearFlag(uint32_t CEC_FLAG) { uint32_t tmp = 0x0; /* Check the parameters */ assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG)); tmp = CEC->CSR & 0x2; /* Clear the selected CEC flags */ CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp); } /** * @brief Checks whether the specified CEC interrupt has occurred or not. * @param CEC_IT: specifies the CEC interrupt source to check. * This parameter can be one of the following values: * @arg CEC_IT_TERR: Tx Error * @arg CEC_IT_TBTF: Tx Block Transfer Finished * @arg CEC_IT_RERR: Rx Error * @arg CEC_IT_RBTF: Rx Block Transfer Finished * @retval The new state of CEC_IT (SET or RESET). */ ITStatus CEC_GetITStatus(uint8_t CEC_IT) { ITStatus bitstatus = RESET; uint32_t enablestatus = 0; /* Check the parameters */ assert_param(IS_CEC_GET_IT(CEC_IT)); /* Get the CEC IT enable bit status */ enablestatus = (CEC->CFGR & (uint8_t)CEC_CFGR_IE) ; /* Check the status of the specified CEC interrupt */ if (((CEC->CSR & CEC_IT) != (uint32_t)RESET) && enablestatus) { /* CEC_IT is set */ bitstatus = SET; } else { /* CEC_IT is reset */ bitstatus = RESET; } /* Return the CEC_IT status */ return bitstatus; } /** * @brief Clears the CEC's interrupt pending bits. * @param CEC_IT: specifies the CEC interrupt pending bit to clear. * This parameter can be any combination of the following values: * @arg CEC_IT_TERR: Tx Error * @arg CEC_IT_TBTF: Tx Block Transfer Finished * @arg CEC_IT_RERR: Rx Error * @arg CEC_IT_RBTF: Rx Block Transfer Finished * @retval None */ void CEC_ClearITPendingBit(uint16_t CEC_IT) { uint32_t tmp = 0x0; /* Check the parameters */ assert_param(IS_CEC_GET_IT(CEC_IT)); tmp = CEC->CSR & 0x2; /* Clear the selected CEC interrupt pending bits */ CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp); } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_crc.c ================================================ /** ****************************************************************************** * @file stm32f10x_crc.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the CRC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_crc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup CRC * @brief CRC driver modules * @{ */ /** @defgroup CRC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup CRC_Private_Defines * @{ */ /** * @} */ /** @defgroup CRC_Private_Macros * @{ */ /** * @} */ /** @defgroup CRC_Private_Variables * @{ */ /** * @} */ /** @defgroup CRC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup CRC_Private_Functions * @{ */ /** * @brief Resets the CRC Data register (DR). * @param None * @retval None */ void CRC_ResetDR(void) { /* Reset CRC generator */ CRC->CR = CRC_CR_RESET; } /** * @brief Computes the 32-bit CRC of a given data word(32-bit). * @param Data: data word(32-bit) to compute its CRC * @retval 32-bit CRC */ uint32_t CRC_CalcCRC(uint32_t Data) { CRC->DR = Data; return (CRC->DR); } /** * @brief Computes the 32-bit CRC of a given buffer of data word(32-bit). * @param pBuffer: pointer to the buffer containing the data to be computed * @param BufferLength: length of the buffer to be computed * @retval 32-bit CRC */ uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength) { uint32_t index = 0; for(index = 0; index < BufferLength; index++) { CRC->DR = pBuffer[index]; } return (CRC->DR); } /** * @brief Returns the current CRC value. * @param None * @retval 32-bit CRC */ uint32_t CRC_GetCRC(void) { return (CRC->DR); } /** * @brief Stores a 8-bit data in the Independent Data(ID) register. * @param IDValue: 8-bit value to be stored in the ID register * @retval None */ void CRC_SetIDRegister(uint8_t IDValue) { CRC->IDR = IDValue; } /** * @brief Returns the 8-bit data stored in the Independent Data(ID) register * @param None * @retval 8-bit value of the ID register */ uint8_t CRC_GetIDRegister(void) { return (CRC->IDR); } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_dac.c ================================================ /** ****************************************************************************** * @file stm32f10x_dac.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the DAC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_dac.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup DAC * @brief DAC driver modules * @{ */ /** @defgroup DAC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup DAC_Private_Defines * @{ */ /* CR register Mask */ #define CR_CLEAR_MASK ((uint32_t)0x00000FFE) /* DAC Dual Channels SWTRIG masks */ #define DUAL_SWTRIG_SET ((uint32_t)0x00000003) #define DUAL_SWTRIG_RESET ((uint32_t)0xFFFFFFFC) /* DHR registers offsets */ #define DHR12R1_OFFSET ((uint32_t)0x00000008) #define DHR12R2_OFFSET ((uint32_t)0x00000014) #define DHR12RD_OFFSET ((uint32_t)0x00000020) /* DOR register offset */ #define DOR_OFFSET ((uint32_t)0x0000002C) /** * @} */ /** @defgroup DAC_Private_Macros * @{ */ /** * @} */ /** @defgroup DAC_Private_Variables * @{ */ /** * @} */ /** @defgroup DAC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup DAC_Private_Functions * @{ */ /** * @brief Deinitializes the DAC peripheral registers to their default reset values. * @param None * @retval None */ void DAC_DeInit(void) { /* Enable DAC reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE); /* Release DAC from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE); } /** * @brief Initializes the DAC peripheral according to the specified * parameters in the DAC_InitStruct. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure that * contains the configuration information for the specified DAC channel. * @retval None */ void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct) { uint32_t tmpreg1 = 0, tmpreg2 = 0; /* Check the DAC parameters */ assert_param(IS_DAC_TRIGGER(DAC_InitStruct->DAC_Trigger)); assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration)); assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude)); assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer)); /*---------------------------- DAC CR Configuration --------------------------*/ /* Get the DAC CR value */ tmpreg1 = DAC->CR; /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */ tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel); /* Configure for the selected DAC channel: buffer output, trigger, wave generation, mask/amplitude for wave generation */ /* Set TSELx and TENx bits according to DAC_Trigger value */ /* Set WAVEx bits according to DAC_WaveGeneration value */ /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ /* Set BOFFx bit according to DAC_OutputBuffer value */ tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration | DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer); /* Calculate CR register value depending on DAC_Channel */ tmpreg1 |= tmpreg2 << DAC_Channel; /* Write to DAC CR */ DAC->CR = tmpreg1; } /** * @brief Fills each DAC_InitStruct member with its default value. * @param DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will * be initialized. * @retval None */ void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct) { /*--------------- Reset DAC init structure parameters values -----------------*/ /* Initialize the DAC_Trigger member */ DAC_InitStruct->DAC_Trigger = DAC_Trigger_None; /* Initialize the DAC_WaveGeneration member */ DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None; /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */ DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0; /* Initialize the DAC_OutputBuffer member */ DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable; } /** * @brief Enables or disables the specified DAC channel. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param NewState: new state of the DAC channel. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DAC channel */ DAC->CR |= (DAC_CR_EN1 << DAC_Channel); } else { /* Disable the selected DAC channel */ DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel); } } #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /** * @brief Enables or disables the specified DAC interrupts. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_IT: specifies the DAC interrupt sources to be enabled or disabled. * This parameter can be the following values: * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask * @param NewState: new state of the specified DAC interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_FUNCTIONAL_STATE(NewState)); assert_param(IS_DAC_IT(DAC_IT)); if (NewState != DISABLE) { /* Enable the selected DAC interrupts */ DAC->CR |= (DAC_IT << DAC_Channel); } else { /* Disable the selected DAC interrupts */ DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel)); } } #endif /** * @brief Enables or disables the specified DAC channel DMA request. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param NewState: new state of the selected DAC channel DMA request. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DAC channel DMA request */ DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel); } else { /* Disable the selected DAC channel DMA request */ DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel); } } /** * @brief Enables or disables the selected DAC channel software trigger. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param NewState: new state of the selected DAC channel software trigger. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable software trigger for the selected DAC channel */ DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4); } else { /* Disable software trigger for the selected DAC channel */ DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4)); } } /** * @brief Enables or disables simultaneously the two DAC channels software * triggers. * @param NewState: new state of the DAC channels software triggers. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DAC_DualSoftwareTriggerCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable software trigger for both DAC channels */ DAC->SWTRIGR |= DUAL_SWTRIG_SET ; } else { /* Disable software trigger for both DAC channels */ DAC->SWTRIGR &= DUAL_SWTRIG_RESET; } } /** * @brief Enables or disables the selected DAC channel wave generation. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_Wave: Specifies the wave type to enable or disable. * This parameter can be one of the following values: * @arg DAC_Wave_Noise: noise wave generation * @arg DAC_Wave_Triangle: triangle wave generation * @param NewState: new state of the selected DAC channel wave generation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_DAC_WAVE(DAC_Wave)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected wave generation for the selected DAC channel */ DAC->CR |= DAC_Wave << DAC_Channel; } else { /* Disable the selected wave generation for the selected DAC channel */ DAC->CR &= ~(DAC_Wave << DAC_Channel); } } /** * @brief Set the specified data holding register value for DAC channel1. * @param DAC_Align: Specifies the data alignment for DAC channel1. * This parameter can be one of the following values: * @arg DAC_Align_8b_R: 8bit right data alignment selected * @arg DAC_Align_12b_L: 12bit left data alignment selected * @arg DAC_Align_12b_R: 12bit right data alignment selected * @param Data : Data to be loaded in the selected data holding register. * @retval None */ void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_DAC_ALIGN(DAC_Align)); assert_param(IS_DAC_DATA(Data)); tmp = (uint32_t)DAC_BASE; tmp += DHR12R1_OFFSET + DAC_Align; /* Set the DAC channel1 selected data holding register */ *(__IO uint32_t *) tmp = Data; } /** * @brief Set the specified data holding register value for DAC channel2. * @param DAC_Align: Specifies the data alignment for DAC channel2. * This parameter can be one of the following values: * @arg DAC_Align_8b_R: 8bit right data alignment selected * @arg DAC_Align_12b_L: 12bit left data alignment selected * @arg DAC_Align_12b_R: 12bit right data alignment selected * @param Data : Data to be loaded in the selected data holding register. * @retval None */ void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_DAC_ALIGN(DAC_Align)); assert_param(IS_DAC_DATA(Data)); tmp = (uint32_t)DAC_BASE; tmp += DHR12R2_OFFSET + DAC_Align; /* Set the DAC channel2 selected data holding register */ *(__IO uint32_t *)tmp = Data; } /** * @brief Set the specified data holding register value for dual channel * DAC. * @param DAC_Align: Specifies the data alignment for dual channel DAC. * This parameter can be one of the following values: * @arg DAC_Align_8b_R: 8bit right data alignment selected * @arg DAC_Align_12b_L: 12bit left data alignment selected * @arg DAC_Align_12b_R: 12bit right data alignment selected * @param Data2: Data for DAC Channel2 to be loaded in the selected data * holding register. * @param Data1: Data for DAC Channel1 to be loaded in the selected data * holding register. * @retval None */ void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1) { uint32_t data = 0, tmp = 0; /* Check the parameters */ assert_param(IS_DAC_ALIGN(DAC_Align)); assert_param(IS_DAC_DATA(Data1)); assert_param(IS_DAC_DATA(Data2)); /* Calculate and set dual DAC data holding register value */ if (DAC_Align == DAC_Align_8b_R) { data = ((uint32_t)Data2 << 8) | Data1; } else { data = ((uint32_t)Data2 << 16) | Data1; } tmp = (uint32_t)DAC_BASE; tmp += DHR12RD_OFFSET + DAC_Align; /* Set the dual DAC selected data holding register */ *(__IO uint32_t *)tmp = data; } /** * @brief Returns the last data output value of the selected DAC channel. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @retval The selected DAC channel data output value. */ uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); tmp = (uint32_t) DAC_BASE ; tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2); /* Returns the DAC channel data output register value */ return (uint16_t) (*(__IO uint32_t*) tmp); } #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /** * @brief Checks whether the specified DAC flag is set or not. * @param DAC_Channel: thee selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_FLAG: specifies the flag to check. * This parameter can be only of the following value: * @arg DAC_FLAG_DMAUDR: DMA underrun flag * @retval The new state of DAC_FLAG (SET or RESET). */ FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_DAC_FLAG(DAC_FLAG)); /* Check the status of the specified DAC flag */ if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET) { /* DAC_FLAG is set */ bitstatus = SET; } else { /* DAC_FLAG is reset */ bitstatus = RESET; } /* Return the DAC_FLAG status */ return bitstatus; } /** * @brief Clears the DAC channelx's pending flags. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_FLAG: specifies the flag to clear. * This parameter can be of the following value: * @arg DAC_FLAG_DMAUDR: DMA underrun flag * @retval None */ void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_DAC_FLAG(DAC_FLAG)); /* Clear the selected DAC flags */ DAC->SR = (DAC_FLAG << DAC_Channel); } /** * @brief Checks whether the specified DAC interrupt has occurred or not. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_IT: specifies the DAC interrupt source to check. * This parameter can be the following values: * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask * @retval The new state of DAC_IT (SET or RESET). */ ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT) { ITStatus bitstatus = RESET; uint32_t enablestatus = 0; /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_DAC_IT(DAC_IT)); /* Get the DAC_IT enable bit status */ enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ; /* Check the status of the specified DAC interrupt */ if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus) { /* DAC_IT is set */ bitstatus = SET; } else { /* DAC_IT is reset */ bitstatus = RESET; } /* Return the DAC_IT status */ return bitstatus; } /** * @brief Clears the DAC channelx's interrupt pending bits. * @param DAC_Channel: the selected DAC channel. * This parameter can be one of the following values: * @arg DAC_Channel_1: DAC Channel1 selected * @arg DAC_Channel_2: DAC Channel2 selected * @param DAC_IT: specifies the DAC interrupt pending bit to clear. * This parameter can be the following values: * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask * @retval None */ void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT) { /* Check the parameters */ assert_param(IS_DAC_CHANNEL(DAC_Channel)); assert_param(IS_DAC_IT(DAC_IT)); /* Clear the selected DAC interrupt pending bits */ DAC->SR = (DAC_IT << DAC_Channel); } #endif /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_dbgmcu.c ================================================ /** ****************************************************************************** * @file stm32f10x_dbgmcu.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the DBGMCU firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_dbgmcu.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup DBGMCU * @brief DBGMCU driver modules * @{ */ /** @defgroup DBGMCU_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup DBGMCU_Private_Defines * @{ */ #define IDCODE_DEVID_MASK ((uint32_t)0x00000FFF) /** * @} */ /** @defgroup DBGMCU_Private_Macros * @{ */ /** * @} */ /** @defgroup DBGMCU_Private_Variables * @{ */ /** * @} */ /** @defgroup DBGMCU_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup DBGMCU_Private_Functions * @{ */ /** * @brief Returns the device revision identifier. * @param None * @retval Device revision identifier */ uint32_t DBGMCU_GetREVID(void) { return(DBGMCU->IDCODE >> 16); } /** * @brief Returns the device identifier. * @param None * @retval Device identifier */ uint32_t DBGMCU_GetDEVID(void) { return(DBGMCU->IDCODE & IDCODE_DEVID_MASK); } /** * @brief Configures the specified peripheral and low power mode behavior * when the MCU under Debug mode. * @param DBGMCU_Periph: specifies the peripheral and low power mode. * This parameter can be any combination of the following values: * @arg DBGMCU_SLEEP: Keep debugger connection during SLEEP mode * @arg DBGMCU_STOP: Keep debugger connection during STOP mode * @arg DBGMCU_STANDBY: Keep debugger connection during STANDBY mode * @arg DBGMCU_IWDG_STOP: Debug IWDG stopped when Core is halted * @arg DBGMCU_WWDG_STOP: Debug WWDG stopped when Core is halted * @arg DBGMCU_TIM1_STOP: TIM1 counter stopped when Core is halted * @arg DBGMCU_TIM2_STOP: TIM2 counter stopped when Core is halted * @arg DBGMCU_TIM3_STOP: TIM3 counter stopped when Core is halted * @arg DBGMCU_TIM4_STOP: TIM4 counter stopped when Core is halted * @arg DBGMCU_CAN1_STOP: Debug CAN2 stopped when Core is halted * @arg DBGMCU_I2C1_SMBUS_TIMEOUT: I2C1 SMBUS timeout mode stopped when Core is halted * @arg DBGMCU_I2C2_SMBUS_TIMEOUT: I2C2 SMBUS timeout mode stopped when Core is halted * @arg DBGMCU_TIM5_STOP: TIM5 counter stopped when Core is halted * @arg DBGMCU_TIM6_STOP: TIM6 counter stopped when Core is halted * @arg DBGMCU_TIM7_STOP: TIM7 counter stopped when Core is halted * @arg DBGMCU_TIM8_STOP: TIM8 counter stopped when Core is halted * @arg DBGMCU_CAN2_STOP: Debug CAN2 stopped when Core is halted * @arg DBGMCU_TIM15_STOP: TIM15 counter stopped when Core is halted * @arg DBGMCU_TIM16_STOP: TIM16 counter stopped when Core is halted * @arg DBGMCU_TIM17_STOP: TIM17 counter stopped when Core is halted * @arg DBGMCU_TIM9_STOP: TIM9 counter stopped when Core is halted * @arg DBGMCU_TIM10_STOP: TIM10 counter stopped when Core is halted * @arg DBGMCU_TIM11_STOP: TIM11 counter stopped when Core is halted * @arg DBGMCU_TIM12_STOP: TIM12 counter stopped when Core is halted * @arg DBGMCU_TIM13_STOP: TIM13 counter stopped when Core is halted * @arg DBGMCU_TIM14_STOP: TIM14 counter stopped when Core is halted * @param NewState: new state of the specified peripheral in Debug mode. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { DBGMCU->CR |= DBGMCU_Periph; } else { DBGMCU->CR &= ~DBGMCU_Periph; } } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_dma.c ================================================ /** ****************************************************************************** * @file stm32f10x_dma.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the DMA firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_dma.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup DMA * @brief DMA driver modules * @{ */ /** @defgroup DMA_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup DMA_Private_Defines * @{ */ /* DMA1 Channelx interrupt pending bit masks */ #define DMA1_Channel1_IT_Mask ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1)) #define DMA1_Channel2_IT_Mask ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2)) #define DMA1_Channel3_IT_Mask ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3)) #define DMA1_Channel4_IT_Mask ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4)) #define DMA1_Channel5_IT_Mask ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5)) #define DMA1_Channel6_IT_Mask ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR_TEIF6)) #define DMA1_Channel7_IT_Mask ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR_TEIF7)) /* DMA2 Channelx interrupt pending bit masks */ #define DMA2_Channel1_IT_Mask ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1)) #define DMA2_Channel2_IT_Mask ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2)) #define DMA2_Channel3_IT_Mask ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3)) #define DMA2_Channel4_IT_Mask ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4)) #define DMA2_Channel5_IT_Mask ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5)) /* DMA2 FLAG mask */ #define FLAG_Mask ((uint32_t)0x10000000) /* DMA registers Masks */ #define CCR_CLEAR_Mask ((uint32_t)0xFFFF800F) /** * @} */ /** @defgroup DMA_Private_Macros * @{ */ /** * @} */ /** @defgroup DMA_Private_Variables * @{ */ /** * @} */ /** @defgroup DMA_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup DMA_Private_Functions * @{ */ /** * @brief Deinitializes the DMAy Channelx registers to their default reset * values. * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. * @retval None */ void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx) { /* Check the parameters */ assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); /* Disable the selected DMAy Channelx */ DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN); /* Reset DMAy Channelx control register */ DMAy_Channelx->CCR = 0; /* Reset DMAy Channelx remaining bytes register */ DMAy_Channelx->CNDTR = 0; /* Reset DMAy Channelx peripheral address register */ DMAy_Channelx->CPAR = 0; /* Reset DMAy Channelx memory address register */ DMAy_Channelx->CMAR = 0; if (DMAy_Channelx == DMA1_Channel1) { /* Reset interrupt pending bits for DMA1 Channel1 */ DMA1->IFCR |= DMA1_Channel1_IT_Mask; } else if (DMAy_Channelx == DMA1_Channel2) { /* Reset interrupt pending bits for DMA1 Channel2 */ DMA1->IFCR |= DMA1_Channel2_IT_Mask; } else if (DMAy_Channelx == DMA1_Channel3) { /* Reset interrupt pending bits for DMA1 Channel3 */ DMA1->IFCR |= DMA1_Channel3_IT_Mask; } else if (DMAy_Channelx == DMA1_Channel4) { /* Reset interrupt pending bits for DMA1 Channel4 */ DMA1->IFCR |= DMA1_Channel4_IT_Mask; } else if (DMAy_Channelx == DMA1_Channel5) { /* Reset interrupt pending bits for DMA1 Channel5 */ DMA1->IFCR |= DMA1_Channel5_IT_Mask; } else if (DMAy_Channelx == DMA1_Channel6) { /* Reset interrupt pending bits for DMA1 Channel6 */ DMA1->IFCR |= DMA1_Channel6_IT_Mask; } else if (DMAy_Channelx == DMA1_Channel7) { /* Reset interrupt pending bits for DMA1 Channel7 */ DMA1->IFCR |= DMA1_Channel7_IT_Mask; } else if (DMAy_Channelx == DMA2_Channel1) { /* Reset interrupt pending bits for DMA2 Channel1 */ DMA2->IFCR |= DMA2_Channel1_IT_Mask; } else if (DMAy_Channelx == DMA2_Channel2) { /* Reset interrupt pending bits for DMA2 Channel2 */ DMA2->IFCR |= DMA2_Channel2_IT_Mask; } else if (DMAy_Channelx == DMA2_Channel3) { /* Reset interrupt pending bits for DMA2 Channel3 */ DMA2->IFCR |= DMA2_Channel3_IT_Mask; } else if (DMAy_Channelx == DMA2_Channel4) { /* Reset interrupt pending bits for DMA2 Channel4 */ DMA2->IFCR |= DMA2_Channel4_IT_Mask; } else { if (DMAy_Channelx == DMA2_Channel5) { /* Reset interrupt pending bits for DMA2 Channel5 */ DMA2->IFCR |= DMA2_Channel5_IT_Mask; } } } /** * @brief Initializes the DMAy Channelx according to the specified * parameters in the DMA_InitStruct. * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. * @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure that * contains the configuration information for the specified DMA Channel. * @retval None */ void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR)); assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize)); assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc)); assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc)); assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize)); assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize)); assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode)); assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority)); assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M)); /*--------------------------- DMAy Channelx CCR Configuration -----------------*/ /* Get the DMAy_Channelx CCR value */ tmpreg = DMAy_Channelx->CCR; /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */ tmpreg &= CCR_CLEAR_Mask; /* Configure DMAy Channelx: data transfer, data size, priority level and mode */ /* Set DIR bit according to DMA_DIR value */ /* Set CIRC bit according to DMA_Mode value */ /* Set PINC bit according to DMA_PeripheralInc value */ /* Set MINC bit according to DMA_MemoryInc value */ /* Set PSIZE bits according to DMA_PeripheralDataSize value */ /* Set MSIZE bits according to DMA_MemoryDataSize value */ /* Set PL bits according to DMA_Priority value */ /* Set the MEM2MEM bit according to DMA_M2M value */ tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc | DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize | DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M; /* Write to DMAy Channelx CCR */ DMAy_Channelx->CCR = tmpreg; /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/ /* Write to DMAy Channelx CNDTR */ DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize; /*--------------------------- DMAy Channelx CPAR Configuration ----------------*/ /* Write to DMAy Channelx CPAR */ DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr; /*--------------------------- DMAy Channelx CMAR Configuration ----------------*/ /* Write to DMAy Channelx CMAR */ DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr; } /** * @brief Fills each DMA_InitStruct member with its default value. * @param DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will * be initialized. * @retval None */ void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct) { /*-------------- Reset DMA init structure parameters values ------------------*/ /* Initialize the DMA_PeripheralBaseAddr member */ DMA_InitStruct->DMA_PeripheralBaseAddr = 0; /* Initialize the DMA_MemoryBaseAddr member */ DMA_InitStruct->DMA_MemoryBaseAddr = 0; /* Initialize the DMA_DIR member */ DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC; /* Initialize the DMA_BufferSize member */ DMA_InitStruct->DMA_BufferSize = 0; /* Initialize the DMA_PeripheralInc member */ DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable; /* Initialize the DMA_MemoryInc member */ DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable; /* Initialize the DMA_PeripheralDataSize member */ DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; /* Initialize the DMA_MemoryDataSize member */ DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte; /* Initialize the DMA_Mode member */ DMA_InitStruct->DMA_Mode = DMA_Mode_Normal; /* Initialize the DMA_Priority member */ DMA_InitStruct->DMA_Priority = DMA_Priority_Low; /* Initialize the DMA_M2M member */ DMA_InitStruct->DMA_M2M = DMA_M2M_Disable; } /** * @brief Enables or disables the specified DMAy Channelx. * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. * @param NewState: new state of the DMAy Channelx. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMAy Channelx */ DMAy_Channelx->CCR |= DMA_CCR1_EN; } else { /* Disable the selected DMAy Channelx */ DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN); } } /** * @brief Enables or disables the specified DMAy Channelx interrupts. * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. * @param DMA_IT: specifies the DMA interrupts sources to be enabled * or disabled. * This parameter can be any combination of the following values: * @arg DMA_IT_TC: Transfer complete interrupt mask * @arg DMA_IT_HT: Half transfer interrupt mask * @arg DMA_IT_TE: Transfer error interrupt mask * @param NewState: new state of the specified DMA interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); assert_param(IS_DMA_CONFIG_IT(DMA_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA interrupts */ DMAy_Channelx->CCR |= DMA_IT; } else { /* Disable the selected DMA interrupts */ DMAy_Channelx->CCR &= ~DMA_IT; } } /** * @brief Sets the number of data units in the current DMAy Channelx transfer. * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. * @param DataNumber: The number of data units in the current DMAy Channelx * transfer. * @note This function can only be used when the DMAy_Channelx is disabled. * @retval None. */ void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber) { /* Check the parameters */ assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/ /* Write to DMAy Channelx CNDTR */ DMAy_Channelx->CNDTR = DataNumber; } /** * @brief Returns the number of remaining data units in the current * DMAy Channelx transfer. * @param DMAy_Channelx: where y can be 1 or 2 to select the DMA and * x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. * @retval The number of remaining data units in the current DMAy Channelx * transfer. */ uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx) { /* Check the parameters */ assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); /* Return the number of remaining data units for DMAy Channelx */ return ((uint16_t)(DMAy_Channelx->CNDTR)); } /** * @brief Checks whether the specified DMAy Channelx flag is set or not. * @param DMAy_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag. * @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. * @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. * @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. * @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag. * @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. * @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. * @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. * @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag. * @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. * @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. * @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. * @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag. * @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. * @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. * @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. * @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag. * @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. * @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. * @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. * @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag. * @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. * @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. * @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. * @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag. * @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. * @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. * @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. * @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag. * @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. * @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. * @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. * @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag. * @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. * @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. * @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. * @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag. * @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. * @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. * @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. * @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag. * @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. * @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. * @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. * @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag. * @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. * @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. * @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. * @retval The new state of DMAy_FLAG (SET or RESET). */ FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG) { FlagStatus bitstatus = RESET; uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_DMA_GET_FLAG(DMAy_FLAG)); /* Calculate the used DMAy */ if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET) { /* Get DMA2 ISR register value */ tmpreg = DMA2->ISR ; } else { /* Get DMA1 ISR register value */ tmpreg = DMA1->ISR ; } /* Check the status of the specified DMAy flag */ if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET) { /* DMAy_FLAG is set */ bitstatus = SET; } else { /* DMAy_FLAG is reset */ bitstatus = RESET; } /* Return the DMAy_FLAG status */ return bitstatus; } /** * @brief Clears the DMAy Channelx's pending flags. * @param DMAy_FLAG: specifies the flag to clear. * This parameter can be any combination (for the same DMA) of the following values: * @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag. * @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. * @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. * @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. * @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag. * @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. * @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. * @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. * @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag. * @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. * @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. * @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. * @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag. * @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. * @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. * @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. * @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag. * @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. * @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. * @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. * @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag. * @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. * @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. * @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. * @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag. * @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. * @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. * @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. * @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag. * @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. * @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. * @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. * @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag. * @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. * @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. * @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. * @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag. * @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. * @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. * @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. * @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag. * @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. * @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. * @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. * @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag. * @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. * @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. * @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. * @retval None */ void DMA_ClearFlag(uint32_t DMAy_FLAG) { /* Check the parameters */ assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG)); /* Calculate the used DMAy */ if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET) { /* Clear the selected DMAy flags */ DMA2->IFCR = DMAy_FLAG; } else { /* Clear the selected DMAy flags */ DMA1->IFCR = DMAy_FLAG; } } /** * @brief Checks whether the specified DMAy Channelx interrupt has occurred or not. * @param DMAy_IT: specifies the DMAy interrupt source to check. * This parameter can be one of the following values: * @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt. * @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. * @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. * @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. * @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt. * @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. * @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. * @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. * @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt. * @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. * @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. * @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. * @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt. * @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. * @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. * @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. * @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt. * @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. * @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. * @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. * @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt. * @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. * @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. * @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. * @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt. * @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. * @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. * @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. * @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt. * @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. * @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. * @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. * @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt. * @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. * @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. * @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. * @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt. * @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. * @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. * @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. * @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt. * @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. * @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. * @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. * @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt. * @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. * @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. * @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. * @retval The new state of DMAy_IT (SET or RESET). */ ITStatus DMA_GetITStatus(uint32_t DMAy_IT) { ITStatus bitstatus = RESET; uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_DMA_GET_IT(DMAy_IT)); /* Calculate the used DMA */ if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET) { /* Get DMA2 ISR register value */ tmpreg = DMA2->ISR; } else { /* Get DMA1 ISR register value */ tmpreg = DMA1->ISR; } /* Check the status of the specified DMAy interrupt */ if ((tmpreg & DMAy_IT) != (uint32_t)RESET) { /* DMAy_IT is set */ bitstatus = SET; } else { /* DMAy_IT is reset */ bitstatus = RESET; } /* Return the DMA_IT status */ return bitstatus; } /** * @brief Clears the DMAy Channelx's interrupt pending bits. * @param DMAy_IT: specifies the DMAy interrupt pending bit to clear. * This parameter can be any combination (for the same DMA) of the following values: * @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt. * @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. * @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. * @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. * @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt. * @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. * @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. * @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. * @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt. * @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. * @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. * @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. * @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt. * @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. * @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. * @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. * @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt. * @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. * @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. * @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. * @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt. * @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. * @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. * @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. * @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt. * @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. * @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. * @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. * @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt. * @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. * @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. * @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. * @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt. * @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. * @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. * @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. * @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt. * @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. * @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. * @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. * @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt. * @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. * @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. * @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. * @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt. * @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. * @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. * @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. * @retval None */ void DMA_ClearITPendingBit(uint32_t DMAy_IT) { /* Check the parameters */ assert_param(IS_DMA_CLEAR_IT(DMAy_IT)); /* Calculate the used DMAy */ if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET) { /* Clear the selected DMAy interrupt pending bits */ DMA2->IFCR = DMAy_IT; } else { /* Clear the selected DMAy interrupt pending bits */ DMA1->IFCR = DMAy_IT; } } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_exti.c ================================================ /** ****************************************************************************** * @file stm32f10x_exti.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the EXTI firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_exti.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup EXTI * @brief EXTI driver modules * @{ */ /** @defgroup EXTI_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup EXTI_Private_Defines * @{ */ #define EXTI_LINENONE ((uint32_t)0x00000) /* No interrupt selected */ /** * @} */ /** @defgroup EXTI_Private_Macros * @{ */ /** * @} */ /** @defgroup EXTI_Private_Variables * @{ */ /** * @} */ /** @defgroup EXTI_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup EXTI_Private_Functions * @{ */ /** * @brief Deinitializes the EXTI peripheral registers to their default reset values. * @param None * @retval None */ void EXTI_DeInit(void) { EXTI->IMR = 0x00000000; EXTI->EMR = 0x00000000; EXTI->RTSR = 0x00000000; EXTI->FTSR = 0x00000000; EXTI->PR = 0x000FFFFF; } /** * @brief Initializes the EXTI peripheral according to the specified * parameters in the EXTI_InitStruct. * @param EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure * that contains the configuration information for the EXTI peripheral. * @retval None */ void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct) { uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode)); assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger)); assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line)); assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd)); tmp = (uint32_t)EXTI_BASE; if (EXTI_InitStruct->EXTI_LineCmd != DISABLE) { /* Clear EXTI line configuration */ EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line; EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line; tmp += EXTI_InitStruct->EXTI_Mode; *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line; /* Clear Rising Falling edge configuration */ EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line; EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line; /* Select the trigger for the selected external interrupts */ if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling) { /* Rising Falling edge */ EXTI->RTSR |= EXTI_InitStruct->EXTI_Line; EXTI->FTSR |= EXTI_InitStruct->EXTI_Line; } else { tmp = (uint32_t)EXTI_BASE; tmp += EXTI_InitStruct->EXTI_Trigger; *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line; } } else { tmp += EXTI_InitStruct->EXTI_Mode; /* Disable the selected external lines */ *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line; } } /** * @brief Fills each EXTI_InitStruct member with its reset value. * @param EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will * be initialized. * @retval None */ void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct) { EXTI_InitStruct->EXTI_Line = EXTI_LINENONE; EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt; EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling; EXTI_InitStruct->EXTI_LineCmd = DISABLE; } /** * @brief Generates a Software interrupt. * @param EXTI_Line: specifies the EXTI lines to be enabled or disabled. * This parameter can be any combination of EXTI_Linex where x can be (0..19). * @retval None */ void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line) { /* Check the parameters */ assert_param(IS_EXTI_LINE(EXTI_Line)); EXTI->SWIER |= EXTI_Line; } /** * @brief Checks whether the specified EXTI line flag is set or not. * @param EXTI_Line: specifies the EXTI line flag to check. * This parameter can be: * @arg EXTI_Linex: External interrupt line x where x(0..19) * @retval The new state of EXTI_Line (SET or RESET). */ FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_GET_EXTI_LINE(EXTI_Line)); if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the EXTI's line pending flags. * @param EXTI_Line: specifies the EXTI lines flags to clear. * This parameter can be any combination of EXTI_Linex where x can be (0..19). * @retval None */ void EXTI_ClearFlag(uint32_t EXTI_Line) { /* Check the parameters */ assert_param(IS_EXTI_LINE(EXTI_Line)); EXTI->PR = EXTI_Line; } /** * @brief Checks whether the specified EXTI line is asserted or not. * @param EXTI_Line: specifies the EXTI line to check. * This parameter can be: * @arg EXTI_Linex: External interrupt line x where x(0..19) * @retval The new state of EXTI_Line (SET or RESET). */ ITStatus EXTI_GetITStatus(uint32_t EXTI_Line) { ITStatus bitstatus = RESET; uint32_t enablestatus = 0; /* Check the parameters */ assert_param(IS_GET_EXTI_LINE(EXTI_Line)); enablestatus = EXTI->IMR & EXTI_Line; if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the EXTI's line pending bits. * @param EXTI_Line: specifies the EXTI lines to clear. * This parameter can be any combination of EXTI_Linex where x can be (0..19). * @retval None */ void EXTI_ClearITPendingBit(uint32_t EXTI_Line) { /* Check the parameters */ assert_param(IS_EXTI_LINE(EXTI_Line)); EXTI->PR = EXTI_Line; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_flash.c ================================================ /** ****************************************************************************** * @file stm32f10x_flash.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the FLASH firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_flash.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup FLASH * @brief FLASH driver modules * @{ */ /** @defgroup FLASH_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup FLASH_Private_Defines * @{ */ /* Flash Access Control Register bits */ #define ACR_LATENCY_Mask ((uint32_t)0x00000038) #define ACR_HLFCYA_Mask ((uint32_t)0xFFFFFFF7) #define ACR_PRFTBE_Mask ((uint32_t)0xFFFFFFEF) /* Flash Access Control Register bits */ #define ACR_PRFTBS_Mask ((uint32_t)0x00000020) /* Flash Control Register bits */ #define CR_PG_Set ((uint32_t)0x00000001) #define CR_PG_Reset ((uint32_t)0x00001FFE) #define CR_PER_Set ((uint32_t)0x00000002) #define CR_PER_Reset ((uint32_t)0x00001FFD) #define CR_MER_Set ((uint32_t)0x00000004) #define CR_MER_Reset ((uint32_t)0x00001FFB) #define CR_OPTPG_Set ((uint32_t)0x00000010) #define CR_OPTPG_Reset ((uint32_t)0x00001FEF) #define CR_OPTER_Set ((uint32_t)0x00000020) #define CR_OPTER_Reset ((uint32_t)0x00001FDF) #define CR_STRT_Set ((uint32_t)0x00000040) #define CR_LOCK_Set ((uint32_t)0x00000080) /* FLASH Mask */ #define RDPRT_Mask ((uint32_t)0x00000002) #define WRP0_Mask ((uint32_t)0x000000FF) #define WRP1_Mask ((uint32_t)0x0000FF00) #define WRP2_Mask ((uint32_t)0x00FF0000) #define WRP3_Mask ((uint32_t)0xFF000000) #define OB_USER_BFB2 ((uint16_t)0x0008) /* FLASH Keys */ #define RDP_Key ((uint16_t)0x00A5) #define FLASH_KEY1 ((uint32_t)0x45670123) #define FLASH_KEY2 ((uint32_t)0xCDEF89AB) /* FLASH BANK address */ #define FLASH_BANK1_END_ADDRESS ((uint32_t)0x807FFFF) /* Delay definition */ #define EraseTimeout ((uint32_t)0x000B0000) #define ProgramTimeout ((uint32_t)0x00002000) /** * @} */ /** @defgroup FLASH_Private_Macros * @{ */ /** * @} */ /** @defgroup FLASH_Private_Variables * @{ */ /** * @} */ /** @defgroup FLASH_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup FLASH_Private_Functions * @{ */ /** @code This driver provides functions to configure and program the Flash memory of all STM32F10x devices, including the latest STM32F10x_XL density devices. STM32F10x_XL devices feature up to 1 Mbyte with dual bank architecture for read-while-write (RWW) capability: - bank1: fixed size of 512 Kbytes (256 pages of 2Kbytes each) - bank2: up to 512 Kbytes (up to 256 pages of 2Kbytes each) While other STM32F10x devices features only one bank with memory up to 512 Kbytes. In version V3.3.0, some functions were updated and new ones were added to support STM32F10x_XL devices. Thus some functions manages all devices, while other are dedicated for XL devices only. The table below presents the list of available functions depending on the used STM32F10x devices. *************************************************** * Legacy functions used for all STM32F10x devices * *************************************************** +----------------------------------------------------------------------------------------------------------------------------------+ | Functions prototypes |STM32F10x_XL|Other STM32F10x| Comments | | | devices | devices | | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_SetLatency | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_HalfCycleAccessCmd | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_PrefetchBufferCmd | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_Unlock | Yes | Yes | - For STM32F10X_XL devices: unlock Bank1 and Bank2. | | | | | - For other devices: unlock Bank1 and it is equivalent | | | | | to FLASH_UnlockBank1 function. | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_Lock | Yes | Yes | - For STM32F10X_XL devices: lock Bank1 and Bank2. | | | | | - For other devices: lock Bank1 and it is equivalent | | | | | to FLASH_LockBank1 function. | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ErasePage | Yes | Yes | - For STM32F10x_XL devices: erase a page in Bank1 and Bank2 | | | | | - For other devices: erase a page in Bank1 | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_EraseAllPages | Yes | Yes | - For STM32F10x_XL devices: erase all pages in Bank1 and Bank2 | | | | | - For other devices: erase all pages in Bank1 | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_EraseOptionBytes | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ProgramWord | Yes | Yes | Updated to program up to 1MByte (depending on the used device) | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ProgramHalfWord | Yes | Yes | Updated to program up to 1MByte (depending on the used device) | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ProgramOptionByteData | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_EnableWriteProtection | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ReadOutProtection | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_UserOptionByteConfig | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_GetUserOptionByte | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_GetWriteProtectionOptionByte | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_GetReadOutProtectionStatus | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_GetPrefetchBufferStatus | Yes | Yes | No change | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ITConfig | Yes | Yes | - For STM32F10x_XL devices: enable Bank1 and Bank2's interrupts| | | | | - For other devices: enable Bank1's interrupts | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_GetFlagStatus | Yes | Yes | - For STM32F10x_XL devices: return Bank1 and Bank2's flag status| | | | | - For other devices: return Bank1's flag status | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_ClearFlag | Yes | Yes | - For STM32F10x_XL devices: clear Bank1 and Bank2's flag | | | | | - For other devices: clear Bank1's flag | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_GetStatus | Yes | Yes | - Return the status of Bank1 (for all devices) | | | | | equivalent to FLASH_GetBank1Status function | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_WaitForLastOperation | Yes | Yes | - Wait for Bank1 last operation (for all devices) | | | | | equivalent to: FLASH_WaitForLastBank1Operation function | +----------------------------------------------------------------------------------------------------------------------------------+ ************************************************************************************************************************ * New functions used for all STM32F10x devices to manage Bank1: * * - These functions are mainly useful for STM32F10x_XL density devices, to have separate control for Bank1 and bank2 * * - For other devices, these functions are optional (covered by functions listed above) * ************************************************************************************************************************ +----------------------------------------------------------------------------------------------------------------------------------+ | Functions prototypes |STM32F10x_XL|Other STM32F10x| Comments | | | devices | devices | | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_UnlockBank1 | Yes | Yes | - Unlock Bank1 | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_LockBank1 | Yes | Yes | - Lock Bank1 | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_EraseAllBank1Pages | Yes | Yes | - Erase all pages in Bank1 | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_GetBank1Status | Yes | Yes | - Return the status of Bank1 | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_WaitForLastBank1Operation | Yes | Yes | - Wait for Bank1 last operation | +----------------------------------------------------------------------------------------------------------------------------------+ ***************************************************************************** * New Functions used only with STM32F10x_XL density devices to manage Bank2 * ***************************************************************************** +----------------------------------------------------------------------------------------------------------------------------------+ | Functions prototypes |STM32F10x_XL|Other STM32F10x| Comments | | | devices | devices | | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_UnlockBank2 | Yes | No | - Unlock Bank2 | |----------------------------------------------------------------------------------------------------------------------------------| |FLASH_LockBank2 | Yes | No | - Lock Bank2 | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_EraseAllBank2Pages | Yes | No | - Erase all pages in Bank2 | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_GetBank2Status | Yes | No | - Return the status of Bank2 | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_WaitForLastBank2Operation | Yes | No | - Wait for Bank2 last operation | |----------------------------------------------------------------------------------------------------------------------------------| | FLASH_BootConfig | Yes | No | - Configure to boot from Bank1 or Bank2 | +----------------------------------------------------------------------------------------------------------------------------------+ @endcode */ /** * @brief Sets the code latency value. * @note This function can be used for all STM32F10x devices. * @param FLASH_Latency: specifies the FLASH Latency value. * This parameter can be one of the following values: * @arg FLASH_Latency_0: FLASH Zero Latency cycle * @arg FLASH_Latency_1: FLASH One Latency cycle * @arg FLASH_Latency_2: FLASH Two Latency cycles * @retval None */ void FLASH_SetLatency(uint32_t FLASH_Latency) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_FLASH_LATENCY(FLASH_Latency)); /* Read the ACR register */ tmpreg = FLASH->ACR; /* Sets the Latency value */ tmpreg &= ACR_LATENCY_Mask; tmpreg |= FLASH_Latency; /* Write the ACR register */ FLASH->ACR = tmpreg; } /** * @brief Enables or disables the Half cycle flash access. * @note This function can be used for all STM32F10x devices. * @param FLASH_HalfCycleAccess: specifies the FLASH Half cycle Access mode. * This parameter can be one of the following values: * @arg FLASH_HalfCycleAccess_Enable: FLASH Half Cycle Enable * @arg FLASH_HalfCycleAccess_Disable: FLASH Half Cycle Disable * @retval None */ void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess) { /* Check the parameters */ assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess)); /* Enable or disable the Half cycle access */ FLASH->ACR &= ACR_HLFCYA_Mask; FLASH->ACR |= FLASH_HalfCycleAccess; } /** * @brief Enables or disables the Prefetch Buffer. * @note This function can be used for all STM32F10x devices. * @param FLASH_PrefetchBuffer: specifies the Prefetch buffer status. * This parameter can be one of the following values: * @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable * @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable * @retval None */ void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer) { /* Check the parameters */ assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer)); /* Enable or disable the Prefetch Buffer */ FLASH->ACR &= ACR_PRFTBE_Mask; FLASH->ACR |= FLASH_PrefetchBuffer; } /** * @brief Unlocks the FLASH Program Erase Controller. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices this function unlocks Bank1 and Bank2. * - For all other devices it unlocks Bank1 and it is equivalent * to FLASH_UnlockBank1 function.. * @param None * @retval None */ void FLASH_Unlock(void) { /* Authorize the FPEC of Bank1 Access */ FLASH->KEYR = FLASH_KEY1; FLASH->KEYR = FLASH_KEY2; #ifdef STM32F10X_XL /* Authorize the FPEC of Bank2 Access */ FLASH->KEYR2 = FLASH_KEY1; FLASH->KEYR2 = FLASH_KEY2; #endif /* STM32F10X_XL */ } /** * @brief Unlocks the FLASH Bank1 Program Erase Controller. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices this function unlocks Bank1. * - For all other devices it unlocks Bank1 and it is * equivalent to FLASH_Unlock function. * @param None * @retval None */ void FLASH_UnlockBank1(void) { /* Authorize the FPEC of Bank1 Access */ FLASH->KEYR = FLASH_KEY1; FLASH->KEYR = FLASH_KEY2; } #ifdef STM32F10X_XL /** * @brief Unlocks the FLASH Bank2 Program Erase Controller. * @note This function can be used only for STM32F10X_XL density devices. * @param None * @retval None */ void FLASH_UnlockBank2(void) { /* Authorize the FPEC of Bank2 Access */ FLASH->KEYR2 = FLASH_KEY1; FLASH->KEYR2 = FLASH_KEY2; } #endif /* STM32F10X_XL */ /** * @brief Locks the FLASH Program Erase Controller. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices this function Locks Bank1 and Bank2. * - For all other devices it Locks Bank1 and it is equivalent * to FLASH_LockBank1 function. * @param None * @retval None */ void FLASH_Lock(void) { /* Set the Lock Bit to lock the FPEC and the CR of Bank1 */ FLASH->CR |= CR_LOCK_Set; #ifdef STM32F10X_XL /* Set the Lock Bit to lock the FPEC and the CR of Bank2 */ FLASH->CR2 |= CR_LOCK_Set; #endif /* STM32F10X_XL */ } /** * @brief Locks the FLASH Bank1 Program Erase Controller. * @note this function can be used for all STM32F10x devices. * - For STM32F10X_XL devices this function Locks Bank1. * - For all other devices it Locks Bank1 and it is equivalent * to FLASH_Lock function. * @param None * @retval None */ void FLASH_LockBank1(void) { /* Set the Lock Bit to lock the FPEC and the CR of Bank1 */ FLASH->CR |= CR_LOCK_Set; } #ifdef STM32F10X_XL /** * @brief Locks the FLASH Bank2 Program Erase Controller. * @note This function can be used only for STM32F10X_XL density devices. * @param None * @retval None */ void FLASH_LockBank2(void) { /* Set the Lock Bit to lock the FPEC and the CR of Bank2 */ FLASH->CR2 |= CR_LOCK_Set; } #endif /* STM32F10X_XL */ /** * @brief Erases a specified FLASH page. * @note This function can be used for all STM32F10x devices. * @param Page_Address: The page address to be erased. * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_ErasePage(uint32_t Page_Address) { FLASH_Status status = FLASH_COMPLETE; /* Check the parameters */ assert_param(IS_FLASH_ADDRESS(Page_Address)); #ifdef STM32F10X_XL if(Page_Address < FLASH_BANK1_END_ADDRESS) { /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase the page */ FLASH->CR|= CR_PER_Set; FLASH->AR = Page_Address; FLASH->CR|= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(EraseTimeout); /* Disable the PER Bit */ FLASH->CR &= CR_PER_Reset; } } else { /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase the page */ FLASH->CR2|= CR_PER_Set; FLASH->AR2 = Page_Address; FLASH->CR2|= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(EraseTimeout); /* Disable the PER Bit */ FLASH->CR2 &= CR_PER_Reset; } } #else /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase the page */ FLASH->CR|= CR_PER_Set; FLASH->AR = Page_Address; FLASH->CR|= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); /* Disable the PER Bit */ FLASH->CR &= CR_PER_Reset; } #endif /* STM32F10X_XL */ /* Return the Erase Status */ return status; } /** * @brief Erases all FLASH pages. * @note This function can be used for all STM32F10x devices. * @param None * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_EraseAllPages(void) { FLASH_Status status = FLASH_COMPLETE; #ifdef STM32F10X_XL /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase all pages */ FLASH->CR |= CR_MER_Set; FLASH->CR |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(EraseTimeout); /* Disable the MER Bit */ FLASH->CR &= CR_MER_Reset; } if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase all pages */ FLASH->CR2 |= CR_MER_Set; FLASH->CR2 |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(EraseTimeout); /* Disable the MER Bit */ FLASH->CR2 &= CR_MER_Reset; } #else /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase all pages */ FLASH->CR |= CR_MER_Set; FLASH->CR |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); /* Disable the MER Bit */ FLASH->CR &= CR_MER_Reset; } #endif /* STM32F10X_XL */ /* Return the Erase Status */ return status; } /** * @brief Erases all Bank1 FLASH pages. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices this function erases all Bank1 pages. * - For all other devices it erases all Bank1 pages and it is equivalent * to FLASH_EraseAllPages function. * @param None * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_EraseAllBank1Pages(void) { FLASH_Status status = FLASH_COMPLETE; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase all pages */ FLASH->CR |= CR_MER_Set; FLASH->CR |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(EraseTimeout); /* Disable the MER Bit */ FLASH->CR &= CR_MER_Reset; } /* Return the Erase Status */ return status; } #ifdef STM32F10X_XL /** * @brief Erases all Bank2 FLASH pages. * @note This function can be used only for STM32F10x_XL density devices. * @param None * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_EraseAllBank2Pages(void) { FLASH_Status status = FLASH_COMPLETE; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to erase all pages */ FLASH->CR2 |= CR_MER_Set; FLASH->CR2 |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(EraseTimeout); /* Disable the MER Bit */ FLASH->CR2 &= CR_MER_Reset; } /* Return the Erase Status */ return status; } #endif /* STM32F10X_XL */ /** * @brief Erases the FLASH option bytes. * @note This functions erases all option bytes except the Read protection (RDP). * @note This function can be used for all STM32F10x devices. * @param None * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_EraseOptionBytes(void) { uint16_t rdptmp = RDP_Key; FLASH_Status status = FLASH_COMPLETE; /* Get the actual read protection Option Byte value */ if(FLASH_GetReadOutProtectionStatus() != RESET) { rdptmp = 0x00; } /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); if(status == FLASH_COMPLETE) { /* Authorize the small information block programming */ FLASH->OPTKEYR = FLASH_KEY1; FLASH->OPTKEYR = FLASH_KEY2; /* if the previous operation is completed, proceed to erase the option bytes */ FLASH->CR |= CR_OPTER_Set; FLASH->CR |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the erase operation is completed, disable the OPTER Bit */ FLASH->CR &= CR_OPTER_Reset; /* Enable the Option Bytes Programming operation */ FLASH->CR |= CR_OPTPG_Set; /* Restore the last read protection Option Byte value */ OB->RDP = (uint16_t)rdptmp; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status != FLASH_TIMEOUT) { /* if the program operation is completed, disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } else { if (status != FLASH_TIMEOUT) { /* Disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } } /* Return the erase status */ return status; } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /** * @brief Programs a word at a specified address. * @note This function can be used for all STM32F10x devices. * @param Address: specifies the address to be programmed. * @param Data: specifies the data to be programmed. * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data) { FLASH_Status status = FLASH_COMPLETE; __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_FLASH_ADDRESS(Address)); #ifdef STM32F10X_XL if(Address < FLASH_BANK1_END_ADDRESS - 2) { /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new first half word */ FLASH->CR |= CR_PG_Set; *(__IO uint16_t*)Address = (uint16_t)Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new second half word */ tmp = Address + 2; *(__IO uint16_t*) tmp = Data >> 16; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } else { /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } } } else if(Address == (FLASH_BANK1_END_ADDRESS - 1)) { /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new first half word */ FLASH->CR |= CR_PG_Set; *(__IO uint16_t*)Address = (uint16_t)Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } else { /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new second half word */ FLASH->CR2 |= CR_PG_Set; tmp = Address + 2; *(__IO uint16_t*) tmp = Data >> 16; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR2 &= CR_PG_Reset; } else { /* Disable the PG Bit */ FLASH->CR2 &= CR_PG_Reset; } } else { /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new first half word */ FLASH->CR2 |= CR_PG_Set; *(__IO uint16_t*)Address = (uint16_t)Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new second half word */ tmp = Address + 2; *(__IO uint16_t*) tmp = Data >> 16; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR2 &= CR_PG_Reset; } else { /* Disable the PG Bit */ FLASH->CR2 &= CR_PG_Reset; } } } #else /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new first half word */ FLASH->CR |= CR_PG_Set; *(__IO uint16_t*)Address = (uint16_t)Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new second half word */ tmp = Address + 2; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif *(__IO uint16_t*) tmp = Data >> 16; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } else { /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } } #endif /* STM32F10X_XL */ /* Return the Program Status */ return status; } // [ILG] #if defined(__GNUC__) #pragma GCC diagnostic pop #endif /** * @brief Programs a half word at a specified address. * @note This function can be used for all STM32F10x devices. * @param Address: specifies the address to be programmed. * @param Data: specifies the data to be programmed. * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data) { FLASH_Status status = FLASH_COMPLETE; /* Check the parameters */ assert_param(IS_FLASH_ADDRESS(Address)); #ifdef STM32F10X_XL /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(Address < FLASH_BANK1_END_ADDRESS) { if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new data */ FLASH->CR |= CR_PG_Set; *(__IO uint16_t*)Address = Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank1Operation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } } else { if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new data */ FLASH->CR2 |= CR_PG_Set; *(__IO uint16_t*)Address = Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastBank2Operation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR2 &= CR_PG_Reset; } } #else /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* if the previous operation is completed, proceed to program the new data */ FLASH->CR |= CR_PG_Set; *(__IO uint16_t*)Address = Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); /* Disable the PG Bit */ FLASH->CR &= CR_PG_Reset; } #endif /* STM32F10X_XL */ /* Return the Program Status */ return status; } /** * @brief Programs a half word at a specified Option Byte Data address. * @note This function can be used for all STM32F10x devices. * @param Address: specifies the address to be programmed. * This parameter can be 0x1FFFF804 or 0x1FFFF806. * @param Data: specifies the data to be programmed. * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data) { FLASH_Status status = FLASH_COMPLETE; /* Check the parameters */ assert_param(IS_OB_DATA_ADDRESS(Address)); status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* Authorize the small information block programming */ FLASH->OPTKEYR = FLASH_KEY1; FLASH->OPTKEYR = FLASH_KEY2; /* Enables the Option Bytes Programming operation */ FLASH->CR |= CR_OPTPG_Set; *(__IO uint16_t*)Address = Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status != FLASH_TIMEOUT) { /* if the program operation is completed, disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } /* Return the Option Byte Data Program Status */ return status; } /** * @brief Write protects the desired pages * @note This function can be used for all STM32F10x devices. * @param FLASH_Pages: specifies the address of the pages to be write protected. * This parameter can be: * @arg For @b STM32_Low-density_devices: value between FLASH_WRProt_Pages0to3 and FLASH_WRProt_Pages28to31 * @arg For @b STM32_Medium-density_devices: value between FLASH_WRProt_Pages0to3 * and FLASH_WRProt_Pages124to127 * @arg For @b STM32_High-density_devices: value between FLASH_WRProt_Pages0to1 and * FLASH_WRProt_Pages60to61 or FLASH_WRProt_Pages62to255 * @arg For @b STM32_Connectivity_line_devices: value between FLASH_WRProt_Pages0to1 and * FLASH_WRProt_Pages60to61 or FLASH_WRProt_Pages62to127 * @arg For @b STM32_XL-density_devices: value between FLASH_WRProt_Pages0to1 and * FLASH_WRProt_Pages60to61 or FLASH_WRProt_Pages62to511 * @arg FLASH_WRProt_AllPages * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages) { uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF; FLASH_Status status = FLASH_COMPLETE; /* Check the parameters */ assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages)); FLASH_Pages = (uint32_t)(~FLASH_Pages); WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask); WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8); WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16); WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24); /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* Authorizes the small information block programming */ FLASH->OPTKEYR = FLASH_KEY1; FLASH->OPTKEYR = FLASH_KEY2; FLASH->CR |= CR_OPTPG_Set; if(WRP0_Data != 0xFF) { OB->WRP0 = WRP0_Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); } if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF)) { OB->WRP1 = WRP1_Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); } if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF)) { OB->WRP2 = WRP2_Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); } if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF)) { OB->WRP3 = WRP3_Data; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); } if(status != FLASH_TIMEOUT) { /* if the program operation is completed, disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } /* Return the write protection operation Status */ return status; } /** * @brief Enables or disables the read out protection. * @note If the user has already programmed the other option bytes before calling * this function, he must re-program them since this function erases all option bytes. * @note This function can be used for all STM32F10x devices. * @param Newstate: new state of the ReadOut Protection. * This parameter can be: ENABLE or DISABLE. * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState) { FLASH_Status status = FLASH_COMPLETE; /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); status = FLASH_WaitForLastOperation(EraseTimeout); if(status == FLASH_COMPLETE) { /* Authorizes the small information block programming */ FLASH->OPTKEYR = FLASH_KEY1; FLASH->OPTKEYR = FLASH_KEY2; FLASH->CR |= CR_OPTER_Set; FLASH->CR |= CR_STRT_Set; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); if(status == FLASH_COMPLETE) { /* if the erase operation is completed, disable the OPTER Bit */ FLASH->CR &= CR_OPTER_Reset; /* Enable the Option Bytes Programming operation */ FLASH->CR |= CR_OPTPG_Set; if(NewState != DISABLE) { OB->RDP = 0x00; } else { OB->RDP = RDP_Key; } /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(EraseTimeout); if(status != FLASH_TIMEOUT) { /* if the program operation is completed, disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } else { if(status != FLASH_TIMEOUT) { /* Disable the OPTER Bit */ FLASH->CR &= CR_OPTER_Reset; } } } /* Return the protection operation Status */ return status; } /** * @brief Programs the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY. * @note This function can be used for all STM32F10x devices. * @param OB_IWDG: Selects the IWDG mode * This parameter can be one of the following values: * @arg OB_IWDG_SW: Software IWDG selected * @arg OB_IWDG_HW: Hardware IWDG selected * @param OB_STOP: Reset event when entering STOP mode. * This parameter can be one of the following values: * @arg OB_STOP_NoRST: No reset generated when entering in STOP * @arg OB_STOP_RST: Reset generated when entering in STOP * @param OB_STDBY: Reset event when entering Standby mode. * This parameter can be one of the following values: * @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY * @arg OB_STDBY_RST: Reset generated when entering in STANDBY * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY) { FLASH_Status status = FLASH_COMPLETE; /* Check the parameters */ assert_param(IS_OB_IWDG_SOURCE(OB_IWDG)); assert_param(IS_OB_STOP_SOURCE(OB_STOP)); assert_param(IS_OB_STDBY_SOURCE(OB_STDBY)); /* Authorize the small information block programming */ FLASH->OPTKEYR = FLASH_KEY1; FLASH->OPTKEYR = FLASH_KEY2; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* Enable the Option Bytes Programming operation */ FLASH->CR |= CR_OPTPG_Set; OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status != FLASH_TIMEOUT) { /* if the program operation is completed, disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } /* Return the Option Byte program Status */ return status; } #ifdef STM32F10X_XL /** * @brief Configures to boot from Bank1 or Bank2. * @note This function can be used only for STM32F10x_XL density devices. * @param FLASH_BOOT: select the FLASH Bank to boot from. * This parameter can be one of the following values: * @arg FLASH_BOOT_Bank1: At startup, if boot pins are set in boot from user Flash * position and this parameter is selected the device will boot from Bank1(Default). * @arg FLASH_BOOT_Bank2: At startup, if boot pins are set in boot from user Flash * position and this parameter is selected the device will boot from Bank2 or Bank1, * depending on the activation of the bank. The active banks are checked in * the following order: Bank2, followed by Bank1. * The active bank is recognized by the value programmed at the base address * of the respective bank (corresponding to the initial stack pointer value * in the interrupt vector table). * For more information, please refer to AN2606 from www.st.com. * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_BootConfig(uint16_t FLASH_BOOT) { FLASH_Status status = FLASH_COMPLETE; assert_param(IS_FLASH_BOOT(FLASH_BOOT)); /* Authorize the small information block programming */ FLASH->OPTKEYR = FLASH_KEY1; FLASH->OPTKEYR = FLASH_KEY2; /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status == FLASH_COMPLETE) { /* Enable the Option Bytes Programming operation */ FLASH->CR |= CR_OPTPG_Set; if(FLASH_BOOT == FLASH_BOOT_Bank1) { OB->USER |= OB_USER_BFB2; } else { OB->USER &= (uint16_t)(~(uint16_t)(OB_USER_BFB2)); } /* Wait for last operation to be completed */ status = FLASH_WaitForLastOperation(ProgramTimeout); if(status != FLASH_TIMEOUT) { /* if the program operation is completed, disable the OPTPG Bit */ FLASH->CR &= CR_OPTPG_Reset; } } /* Return the Option Byte program Status */ return status; } #endif /* STM32F10X_XL */ /** * @brief Returns the FLASH User Option Bytes values. * @note This function can be used for all STM32F10x devices. * @param None * @retval The FLASH User Option Bytes values:IWDG_SW(Bit0), RST_STOP(Bit1) * and RST_STDBY(Bit2). */ uint32_t FLASH_GetUserOptionByte(void) { /* Return the User Option Byte */ return (uint32_t)(FLASH->OBR >> 2); } /** * @brief Returns the FLASH Write Protection Option Bytes Register value. * @note This function can be used for all STM32F10x devices. * @param None * @retval The FLASH Write Protection Option Bytes Register value */ uint32_t FLASH_GetWriteProtectionOptionByte(void) { /* Return the Flash write protection Register value */ return (uint32_t)(FLASH->WRPR); } /** * @brief Checks whether the FLASH Read Out Protection Status is set or not. * @note This function can be used for all STM32F10x devices. * @param None * @retval FLASH ReadOut Protection Status(SET or RESET) */ FlagStatus FLASH_GetReadOutProtectionStatus(void) { FlagStatus readoutstatus = RESET; if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET) { readoutstatus = SET; } else { readoutstatus = RESET; } return readoutstatus; } /** * @brief Checks whether the FLASH Prefetch Buffer status is set or not. * @note This function can be used for all STM32F10x devices. * @param None * @retval FLASH Prefetch Buffer Status (SET or RESET). */ FlagStatus FLASH_GetPrefetchBufferStatus(void) { FlagStatus bitstatus = RESET; if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */ return bitstatus; } /** * @brief Enables or disables the specified FLASH interrupts. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices, enables or disables the specified FLASH interrupts for Bank1 and Bank2. * - For other devices it enables or disables the specified FLASH interrupts for Bank1. * @param FLASH_IT: specifies the FLASH interrupt sources to be enabled or disabled. * This parameter can be any combination of the following values: * @arg FLASH_IT_ERROR: FLASH Error Interrupt * @arg FLASH_IT_EOP: FLASH end of operation Interrupt * @param NewState: new state of the specified Flash interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState) { #ifdef STM32F10X_XL /* Check the parameters */ assert_param(IS_FLASH_IT(FLASH_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if((FLASH_IT & 0x80000000) != 0x0) { if(NewState != DISABLE) { /* Enable the interrupt sources */ FLASH->CR2 |= (FLASH_IT & 0x7FFFFFFF); } else { /* Disable the interrupt sources */ FLASH->CR2 &= ~(uint32_t)(FLASH_IT & 0x7FFFFFFF); } } else { if(NewState != DISABLE) { /* Enable the interrupt sources */ FLASH->CR |= FLASH_IT; } else { /* Disable the interrupt sources */ FLASH->CR &= ~(uint32_t)FLASH_IT; } } #else /* Check the parameters */ assert_param(IS_FLASH_IT(FLASH_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if(NewState != DISABLE) { /* Enable the interrupt sources */ FLASH->CR |= FLASH_IT; } else { /* Disable the interrupt sources */ FLASH->CR &= ~(uint32_t)FLASH_IT; } #endif /* STM32F10X_XL */ } /** * @brief Checks whether the specified FLASH flag is set or not. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices, this function checks whether the specified * Bank1 or Bank2 flag is set or not. * - For other devices, it checks whether the specified Bank1 flag is * set or not. * @param FLASH_FLAG: specifies the FLASH flag to check. * This parameter can be one of the following values: * @arg FLASH_FLAG_BSY: FLASH Busy flag * @arg FLASH_FLAG_PGERR: FLASH Program error flag * @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag * @arg FLASH_FLAG_EOP: FLASH End of Operation flag * @arg FLASH_FLAG_OPTERR: FLASH Option Byte error flag * @retval The new state of FLASH_FLAG (SET or RESET). */ FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG) { FlagStatus bitstatus = RESET; #ifdef STM32F10X_XL /* Check the parameters */ assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ; if(FLASH_FLAG == FLASH_FLAG_OPTERR) { if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } } else { if((FLASH_FLAG & 0x80000000) != 0x0) { if((FLASH->SR2 & FLASH_FLAG) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } } else { if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } } } #else /* Check the parameters */ assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ; if(FLASH_FLAG == FLASH_FLAG_OPTERR) { if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } } else { if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } } #endif /* STM32F10X_XL */ /* Return the new state of FLASH_FLAG (SET or RESET) */ return bitstatus; } /** * @brief Clears the FLASH's pending flags. * @note This function can be used for all STM32F10x devices. * - For STM32F10X_XL devices, this function clears Bank1 or Bank2�s pending flags * - For other devices, it clears Bank1�s pending flags. * @param FLASH_FLAG: specifies the FLASH flags to clear. * This parameter can be any combination of the following values: * @arg FLASH_FLAG_PGERR: FLASH Program error flag * @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag * @arg FLASH_FLAG_EOP: FLASH End of Operation flag * @retval None */ void FLASH_ClearFlag(uint32_t FLASH_FLAG) { #ifdef STM32F10X_XL /* Check the parameters */ assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ; if((FLASH_FLAG & 0x80000000) != 0x0) { /* Clear the flags */ FLASH->SR2 = FLASH_FLAG; } else { /* Clear the flags */ FLASH->SR = FLASH_FLAG; } #else /* Check the parameters */ assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ; /* Clear the flags */ FLASH->SR = FLASH_FLAG; #endif /* STM32F10X_XL */ } /** * @brief Returns the FLASH Status. * @note This function can be used for all STM32F10x devices, it is equivalent * to FLASH_GetBank1Status function. * @param None * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG, * FLASH_ERROR_WRP or FLASH_COMPLETE */ FLASH_Status FLASH_GetStatus(void) { FLASH_Status flashstatus = FLASH_COMPLETE; if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) { flashstatus = FLASH_BUSY; } else { if((FLASH->SR & FLASH_FLAG_PGERR) != 0) { flashstatus = FLASH_ERROR_PG; } else { if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 ) { flashstatus = FLASH_ERROR_WRP; } else { flashstatus = FLASH_COMPLETE; } } } /* Return the Flash Status */ return flashstatus; } /** * @brief Returns the FLASH Bank1 Status. * @note This function can be used for all STM32F10x devices, it is equivalent * to FLASH_GetStatus function. * @param None * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG, * FLASH_ERROR_WRP or FLASH_COMPLETE */ FLASH_Status FLASH_GetBank1Status(void) { FLASH_Status flashstatus = FLASH_COMPLETE; if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) { flashstatus = FLASH_BUSY; } else { if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0) { flashstatus = FLASH_ERROR_PG; } else { if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 ) { flashstatus = FLASH_ERROR_WRP; } else { flashstatus = FLASH_COMPLETE; } } } /* Return the Flash Status */ return flashstatus; } #ifdef STM32F10X_XL /** * @brief Returns the FLASH Bank2 Status. * @note This function can be used for STM32F10x_XL density devices. * @param None * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG, * FLASH_ERROR_WRP or FLASH_COMPLETE */ FLASH_Status FLASH_GetBank2Status(void) { FLASH_Status flashstatus = FLASH_COMPLETE; if((FLASH->SR2 & (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF)) { flashstatus = FLASH_BUSY; } else { if((FLASH->SR2 & (FLASH_FLAG_BANK2_PGERR & 0x7FFFFFFF)) != 0) { flashstatus = FLASH_ERROR_PG; } else { if((FLASH->SR2 & (FLASH_FLAG_BANK2_WRPRTERR & 0x7FFFFFFF)) != 0 ) { flashstatus = FLASH_ERROR_WRP; } else { flashstatus = FLASH_COMPLETE; } } } /* Return the Flash Status */ return flashstatus; } #endif /* STM32F10X_XL */ /** * @brief Waits for a Flash operation to complete or a TIMEOUT to occur. * @note This function can be used for all STM32F10x devices, * it is equivalent to FLASH_WaitForLastBank1Operation. * - For STM32F10X_XL devices this function waits for a Bank1 Flash operation * to complete or a TIMEOUT to occur. * - For all other devices it waits for a Flash operation to complete * or a TIMEOUT to occur. * @param Timeout: FLASH programming Timeout * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout) { FLASH_Status status = FLASH_COMPLETE; /* Check for the Flash Status */ status = FLASH_GetBank1Status(); /* Wait for a Flash operation to complete or a TIMEOUT to occur */ while((status == FLASH_BUSY) && (Timeout != 0x00)) { status = FLASH_GetBank1Status(); Timeout--; } if(Timeout == 0x00 ) { status = FLASH_TIMEOUT; } /* Return the operation status */ return status; } /** * @brief Waits for a Flash operation on Bank1 to complete or a TIMEOUT to occur. * @note This function can be used for all STM32F10x devices, * it is equivalent to FLASH_WaitForLastOperation. * @param Timeout: FLASH programming Timeout * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout) { FLASH_Status status = FLASH_COMPLETE; /* Check for the Flash Status */ status = FLASH_GetBank1Status(); /* Wait for a Flash operation to complete or a TIMEOUT to occur */ while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00)) { status = FLASH_GetBank1Status(); Timeout--; } if(Timeout == 0x00 ) { status = FLASH_TIMEOUT; } /* Return the operation status */ return status; } #ifdef STM32F10X_XL /** * @brief Waits for a Flash operation on Bank2 to complete or a TIMEOUT to occur. * @note This function can be used only for STM32F10x_XL density devices. * @param Timeout: FLASH programming Timeout * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. */ FLASH_Status FLASH_WaitForLastBank2Operation(uint32_t Timeout) { FLASH_Status status = FLASH_COMPLETE; /* Check for the Flash Status */ status = FLASH_GetBank2Status(); /* Wait for a Flash operation to complete or a TIMEOUT to occur */ while((status == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF)) && (Timeout != 0x00)) { status = FLASH_GetBank2Status(); Timeout--; } if(Timeout == 0x00 ) { status = FLASH_TIMEOUT; } /* Return the operation status */ return status; } #endif /* STM32F10X_XL */ /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_fsmc.c ================================================ /** ****************************************************************************** * @file stm32f10x_fsmc.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the FSMC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_fsmc.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup FSMC * @brief FSMC driver modules * @{ */ /** @defgroup FSMC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup FSMC_Private_Defines * @{ */ /* --------------------- FSMC registers bit mask ---------------------------- */ /* FSMC BCRx Mask */ #define BCR_MBKEN_Set ((uint32_t)0x00000001) #define BCR_MBKEN_Reset ((uint32_t)0x000FFFFE) #define BCR_FACCEN_Set ((uint32_t)0x00000040) /* FSMC PCRx Mask */ #define PCR_PBKEN_Set ((uint32_t)0x00000004) #define PCR_PBKEN_Reset ((uint32_t)0x000FFFFB) #define PCR_ECCEN_Set ((uint32_t)0x00000040) #define PCR_ECCEN_Reset ((uint32_t)0x000FFFBF) #define PCR_MemoryType_NAND ((uint32_t)0x00000008) /** * @} */ /** @defgroup FSMC_Private_Macros * @{ */ /** * @} */ /** @defgroup FSMC_Private_Variables * @{ */ /** * @} */ /** @defgroup FSMC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup FSMC_Private_Functions * @{ */ /** * @brief Deinitializes the FSMC NOR/SRAM Banks registers to their default * reset values. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 * @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 * @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 * @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 * @retval None */ void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank) { /* Check the parameter */ assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank)); /* FSMC_Bank1_NORSRAM1 */ if(FSMC_Bank == FSMC_Bank1_NORSRAM1) { FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB; } /* FSMC_Bank1_NORSRAM2, FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */ else { FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; } FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF; FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF; } /** * @brief Deinitializes the FSMC NAND Banks registers to their default reset values. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @retval None */ void FSMC_NANDDeInit(uint32_t FSMC_Bank) { /* Check the parameter */ assert_param(IS_FSMC_NAND_BANK(FSMC_Bank)); if(FSMC_Bank == FSMC_Bank2_NAND) { /* Set the FSMC_Bank2 registers to their reset values */ FSMC_Bank2->PCR2 = 0x00000018; FSMC_Bank2->SR2 = 0x00000040; FSMC_Bank2->PMEM2 = 0xFCFCFCFC; FSMC_Bank2->PATT2 = 0xFCFCFCFC; } /* FSMC_Bank3_NAND */ else { /* Set the FSMC_Bank3 registers to their reset values */ FSMC_Bank3->PCR3 = 0x00000018; FSMC_Bank3->SR3 = 0x00000040; FSMC_Bank3->PMEM3 = 0xFCFCFCFC; FSMC_Bank3->PATT3 = 0xFCFCFCFC; } } /** * @brief Deinitializes the FSMC PCCARD Bank registers to their default reset values. * @param None * @retval None */ void FSMC_PCCARDDeInit(void) { /* Set the FSMC_Bank4 registers to their reset values */ FSMC_Bank4->PCR4 = 0x00000018; FSMC_Bank4->SR4 = 0x00000000; FSMC_Bank4->PMEM4 = 0xFCFCFCFC; FSMC_Bank4->PATT4 = 0xFCFCFCFC; FSMC_Bank4->PIO4 = 0xFCFCFCFC; } /** * @brief Initializes the FSMC NOR/SRAM Banks according to the specified * parameters in the FSMC_NORSRAMInitStruct. * @param FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef * structure that contains the configuration information for * the FSMC NOR/SRAM specified Banks. * @retval None */ void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct) { /* Check the parameters */ assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank)); assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux)); assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType)); assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth)); assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode)); assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait)); assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity)); assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode)); assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive)); assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation)); assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal)); assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode)); assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst)); assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime)); assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime)); assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime)); assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration)); assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision)); assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency)); assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); /* Bank1 NOR/SRAM control register configuration */ FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux | FSMC_NORSRAMInitStruct->FSMC_MemoryType | FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth | FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode | FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait | FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity | FSMC_NORSRAMInitStruct->FSMC_WrapMode | FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive | FSMC_NORSRAMInitStruct->FSMC_WriteOperation | FSMC_NORSRAMInitStruct->FSMC_WaitSignal | FSMC_NORSRAMInitStruct->FSMC_ExtendedMode | FSMC_NORSRAMInitStruct->FSMC_WriteBurst; if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR) { FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set; } /* Bank1 NOR/SRAM timing register configuration */ FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime | (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) | (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) | (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) | (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) | (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) | FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode; /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */ if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable) { assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime)); assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime)); assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime)); assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision)); assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency)); assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode)); FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime | (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )| (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) | (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) | (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) | FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode; } else { FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF; } } /** * @brief Initializes the FSMC NAND Banks according to the specified * parameters in the FSMC_NANDInitStruct. * @param FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef * structure that contains the configuration information for the FSMC * NAND specified Banks. * @retval None */ void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct) { uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; /* Check the parameters */ assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank)); assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature)); assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth)); assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC)); assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize)); assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime)); assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime)); assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime)); assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime)); assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime)); assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime)); assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime)); assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime)); assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime)); assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime)); /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */ tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature | PCR_MemoryType_NAND | FSMC_NANDInitStruct->FSMC_MemoryDataWidth | FSMC_NANDInitStruct->FSMC_ECC | FSMC_NANDInitStruct->FSMC_ECCPageSize | (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )| (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13); /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */ tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime | (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) | (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)| (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */ tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime | (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) | (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)| (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24); if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND) { /* FSMC_Bank2_NAND registers configuration */ FSMC_Bank2->PCR2 = tmppcr; FSMC_Bank2->PMEM2 = tmppmem; FSMC_Bank2->PATT2 = tmppatt; } else { /* FSMC_Bank3_NAND registers configuration */ FSMC_Bank3->PCR3 = tmppcr; FSMC_Bank3->PMEM3 = tmppmem; FSMC_Bank3->PATT3 = tmppatt; } } /** * @brief Initializes the FSMC PCCARD Bank according to the specified * parameters in the FSMC_PCCARDInitStruct. * @param FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef * structure that contains the configuration information for the FSMC * PCCARD Bank. * @retval None */ void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct) { /* Check the parameters */ assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature)); assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime)); assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime)); assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime)); assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime)); assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime)); assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime)); assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime)); assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime)); assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime)); assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime)); assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime)); assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime)); assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime)); assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)); /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */ FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature | FSMC_MemoryDataWidth_16b | (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) | (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13); /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */ FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime | (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) | (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)| (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */ FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime | (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) | (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)| (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24); /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */ FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime | (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) | (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)| (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24); } /** * @brief Fills each FSMC_NORSRAMInitStruct member with its default value. * @param FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef * structure which will be initialized. * @retval None */ void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct) { /* Reset NOR/SRAM Init structure parameters values */ FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1; FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable; FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM; FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b; FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable; FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable; FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low; FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable; FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState; FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable; FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable; FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable; FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF; FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF; FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; } /** * @brief Fills each FSMC_NANDInitStruct member with its default value. * @param FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef * structure which will be initialized. * @retval None */ void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct) { /* Reset NAND Init structure parameters values */ FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND; FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable; FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b; FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable; FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes; FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0; FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0; FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC; FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC; } /** * @brief Fills each FSMC_PCCARDInitStruct member with its default value. * @param FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef * structure which will be initialized. * @retval None */ void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct) { /* Reset PCCARD Init structure parameters values */ FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable; FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0; FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0; FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC; FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC; } /** * @brief Enables or disables the specified NOR/SRAM Memory Bank. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 * @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 * @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 * @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 * @param NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. * @retval None */ void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState) { assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */ FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set; } else { /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */ FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset; } } /** * @brief Enables or disables the specified NAND Memory Bank. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @param NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. * @retval None */ void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState) { assert_param(IS_FSMC_NAND_BANK(FSMC_Bank)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */ if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->PCR2 |= PCR_PBKEN_Set; } else { FSMC_Bank3->PCR3 |= PCR_PBKEN_Set; } } else { /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */ if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset; } else { FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset; } } } /** * @brief Enables or disables the PCCARD Memory Bank. * @param NewState: new state of the PCCARD Memory Bank. * This parameter can be: ENABLE or DISABLE. * @retval None */ void FSMC_PCCARDCmd(FunctionalState NewState) { assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */ FSMC_Bank4->PCR4 |= PCR_PBKEN_Set; } else { /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */ FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset; } } /** * @brief Enables or disables the FSMC NAND ECC feature. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @param NewState: new state of the FSMC NAND ECC feature. * This parameter can be: ENABLE or DISABLE. * @retval None */ void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState) { assert_param(IS_FSMC_NAND_BANK(FSMC_Bank)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */ if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->PCR2 |= PCR_ECCEN_Set; } else { FSMC_Bank3->PCR3 |= PCR_ECCEN_Set; } } else { /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */ if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset; } else { FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset; } } } /** * @brief Returns the error correction code register value. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @retval The Error Correction Code (ECC) value. */ uint32_t FSMC_GetECC(uint32_t FSMC_Bank) { uint32_t eccval = 0x00000000; if(FSMC_Bank == FSMC_Bank2_NAND) { /* Get the ECCR2 register value */ eccval = FSMC_Bank2->ECCR2; } else { /* Get the ECCR3 register value */ eccval = FSMC_Bank3->ECCR3; } /* Return the error correction code value */ return(eccval); } /** * @brief Enables or disables the specified FSMC interrupts. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD * @param FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled. * This parameter can be any combination of the following values: * @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. * @arg FSMC_IT_Level: Level edge detection interrupt. * @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. * @param NewState: new state of the specified FSMC interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState) { assert_param(IS_FSMC_IT_BANK(FSMC_Bank)); assert_param(IS_FSMC_IT(FSMC_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected FSMC_Bank2 interrupts */ if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->SR2 |= FSMC_IT; } /* Enable the selected FSMC_Bank3 interrupts */ else if (FSMC_Bank == FSMC_Bank3_NAND) { FSMC_Bank3->SR3 |= FSMC_IT; } /* Enable the selected FSMC_Bank4 interrupts */ else { FSMC_Bank4->SR4 |= FSMC_IT; } } else { /* Disable the selected FSMC_Bank2 interrupts */ if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT; } /* Disable the selected FSMC_Bank3 interrupts */ else if (FSMC_Bank == FSMC_Bank3_NAND) { FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT; } /* Disable the selected FSMC_Bank4 interrupts */ else { FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT; } } } /** * @brief Checks whether the specified FSMC flag is set or not. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD * @param FSMC_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag. * @arg FSMC_FLAG_Level: Level detection Flag. * @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag. * @arg FSMC_FLAG_FEMPT: Fifo empty Flag. * @retval The new state of FSMC_FLAG (SET or RESET). */ FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG) { FlagStatus bitstatus = RESET; uint32_t tmpsr = 0x00000000; /* Check the parameters */ assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank)); assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG)); if(FSMC_Bank == FSMC_Bank2_NAND) { tmpsr = FSMC_Bank2->SR2; } else if(FSMC_Bank == FSMC_Bank3_NAND) { tmpsr = FSMC_Bank3->SR3; } /* FSMC_Bank4_PCCARD*/ else { tmpsr = FSMC_Bank4->SR4; } /* Get the flag status */ if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET ) { bitstatus = SET; } else { bitstatus = RESET; } /* Return the flag status */ return bitstatus; } /** * @brief Clears the FSMC's pending flags. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD * @param FSMC_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag. * @arg FSMC_FLAG_Level: Level detection Flag. * @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag. * @retval None */ void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG) { /* Check the parameters */ assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank)); assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ; if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->SR2 &= ~FSMC_FLAG; } else if(FSMC_Bank == FSMC_Bank3_NAND) { FSMC_Bank3->SR3 &= ~FSMC_FLAG; } /* FSMC_Bank4_PCCARD*/ else { FSMC_Bank4->SR4 &= ~FSMC_FLAG; } } /** * @brief Checks whether the specified FSMC interrupt has occurred or not. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD * @param FSMC_IT: specifies the FSMC interrupt source to check. * This parameter can be one of the following values: * @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. * @arg FSMC_IT_Level: Level edge detection interrupt. * @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. * @retval The new state of FSMC_IT (SET or RESET). */ ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT) { ITStatus bitstatus = RESET; uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; /* Check the parameters */ assert_param(IS_FSMC_IT_BANK(FSMC_Bank)); assert_param(IS_FSMC_GET_IT(FSMC_IT)); if(FSMC_Bank == FSMC_Bank2_NAND) { tmpsr = FSMC_Bank2->SR2; } else if(FSMC_Bank == FSMC_Bank3_NAND) { tmpsr = FSMC_Bank3->SR3; } /* FSMC_Bank4_PCCARD*/ else { tmpsr = FSMC_Bank4->SR4; } itstatus = tmpsr & FSMC_IT; itenable = tmpsr & (FSMC_IT >> 3); if ((itstatus != (uint32_t)RESET) && (itenable != (uint32_t)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the FSMC's interrupt pending bits. * @param FSMC_Bank: specifies the FSMC Bank to be used * This parameter can be one of the following values: * @arg FSMC_Bank2_NAND: FSMC Bank2 NAND * @arg FSMC_Bank3_NAND: FSMC Bank3 NAND * @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD * @param FSMC_IT: specifies the interrupt pending bit to clear. * This parameter can be any combination of the following values: * @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. * @arg FSMC_IT_Level: Level edge detection interrupt. * @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. * @retval None */ void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT) { /* Check the parameters */ assert_param(IS_FSMC_IT_BANK(FSMC_Bank)); assert_param(IS_FSMC_IT(FSMC_IT)); if(FSMC_Bank == FSMC_Bank2_NAND) { FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); } else if(FSMC_Bank == FSMC_Bank3_NAND) { FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3); } /* FSMC_Bank4_PCCARD*/ else { FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3); } } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_gpio.c ================================================ /** ****************************************************************************** * @file stm32f10x_gpio.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the GPIO firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_gpio.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup GPIO * @brief GPIO driver modules * @{ */ /** @defgroup GPIO_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup GPIO_Private_Defines * @{ */ /* ------------ RCC registers bit address in the alias region ----------------*/ #define AFIO_OFFSET (AFIO_BASE - PERIPH_BASE) /* --- EVENTCR Register -----*/ /* Alias word address of EVOE bit */ #define EVCR_OFFSET (AFIO_OFFSET + 0x00) #define EVOE_BitNumber ((uint8_t)0x07) #define EVCR_EVOE_BB (PERIPH_BB_BASE + (EVCR_OFFSET * 32) + (EVOE_BitNumber * 4)) /* --- MAPR Register ---*/ /* Alias word address of MII_RMII_SEL bit */ #define MAPR_OFFSET (AFIO_OFFSET + 0x04) #define MII_RMII_SEL_BitNumber ((u8)0x17) #define MAPR_MII_RMII_SEL_BB (PERIPH_BB_BASE + (MAPR_OFFSET * 32) + (MII_RMII_SEL_BitNumber * 4)) #define EVCR_PORTPINCONFIG_MASK ((uint16_t)0xFF80) #define LSB_MASK ((uint16_t)0xFFFF) #define DBGAFR_POSITION_MASK ((uint32_t)0x000F0000) #define DBGAFR_SWJCFG_MASK ((uint32_t)0xF0FFFFFF) #define DBGAFR_LOCATION_MASK ((uint32_t)0x00200000) #define DBGAFR_NUMBITS_MASK ((uint32_t)0x00100000) /** * @} */ /** @defgroup GPIO_Private_Macros * @{ */ /** * @} */ /** @defgroup GPIO_Private_Variables * @{ */ /** * @} */ /** @defgroup GPIO_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup GPIO_Private_Functions * @{ */ /** * @brief Deinitializes the GPIOx peripheral registers to their default reset values. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @retval None */ void GPIO_DeInit(GPIO_TypeDef* GPIOx) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); if (GPIOx == GPIOA) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE); } else if (GPIOx == GPIOB) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE); } else if (GPIOx == GPIOC) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE); } else if (GPIOx == GPIOD) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE); } else if (GPIOx == GPIOE) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE); } else if (GPIOx == GPIOF) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE); } else { if (GPIOx == GPIOG) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE); } } } /** * @brief Deinitializes the Alternate Functions (remap, event control * and EXTI configuration) registers to their default reset values. * @param None * @retval None */ void GPIO_AFIODeInit(void) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE); } /** * @brief Initializes the GPIOx peripheral according to the specified * parameters in the GPIO_InitStruct. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that * contains the configuration information for the specified GPIO peripheral. * @retval None */ void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct) { uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00; uint32_t tmpreg = 0x00, pinmask = 0x00; /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode)); assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin)); /*---------------------------- GPIO Mode Configuration -----------------------*/ currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F); if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00) { /* Check the parameters */ assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed)); /* Output mode */ currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed; } /*---------------------------- GPIO CRL Configuration ------------------------*/ /* Configure the eight low port pins */ if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00) { tmpreg = GPIOx->CRL; for (pinpos = 0x00; pinpos < 0x08; pinpos++) { pos = ((uint32_t)0x01) << pinpos; /* Get the port pins position */ currentpin = (GPIO_InitStruct->GPIO_Pin) & pos; if (currentpin == pos) { pos = pinpos << 2; /* Clear the corresponding low control register bits */ pinmask = ((uint32_t)0x0F) << pos; tmpreg &= ~pinmask; /* Write the mode configuration in the corresponding bits */ tmpreg |= (currentmode << pos); /* Reset the corresponding ODR bit */ if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD) { GPIOx->BRR = (((uint32_t)0x01) << pinpos); } else { /* Set the corresponding ODR bit */ if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU) { GPIOx->BSRR = (((uint32_t)0x01) << pinpos); } } } } GPIOx->CRL = tmpreg; } /*---------------------------- GPIO CRH Configuration ------------------------*/ /* Configure the eight high port pins */ if (GPIO_InitStruct->GPIO_Pin > 0x00FF) { tmpreg = GPIOx->CRH; for (pinpos = 0x00; pinpos < 0x08; pinpos++) { pos = (((uint32_t)0x01) << (pinpos + 0x08)); /* Get the port pins position */ currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos); if (currentpin == pos) { pos = pinpos << 2; /* Clear the corresponding high control register bits */ pinmask = ((uint32_t)0x0F) << pos; tmpreg &= ~pinmask; /* Write the mode configuration in the corresponding bits */ tmpreg |= (currentmode << pos); /* Reset the corresponding ODR bit */ if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD) { GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08)); } /* Set the corresponding ODR bit */ if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU) { GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08)); } } } GPIOx->CRH = tmpreg; } } /** * @brief Fills each GPIO_InitStruct member with its default value. * @param GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will * be initialized. * @retval None */ void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct) { /* Reset GPIO init structure parameters values */ GPIO_InitStruct->GPIO_Pin = GPIO_Pin_All; GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz; GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING; } /** * @brief Reads the specified input port pin. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_Pin: specifies the port bit to read. * This parameter can be GPIO_Pin_x where x can be (0..15). * @retval The input port pin value. */ uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) { uint8_t bitstatus = 0x00; /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET) { bitstatus = (uint8_t)Bit_SET; } else { bitstatus = (uint8_t)Bit_RESET; } return bitstatus; } /** * @brief Reads the specified GPIO input data port. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @retval GPIO input data port value. */ uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); return ((uint16_t)GPIOx->IDR); } /** * @brief Reads the specified output data port bit. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_Pin: specifies the port bit to read. * This parameter can be GPIO_Pin_x where x can be (0..15). * @retval The output port pin value. */ uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) { uint8_t bitstatus = 0x00; /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET) { bitstatus = (uint8_t)Bit_SET; } else { bitstatus = (uint8_t)Bit_RESET; } return bitstatus; } /** * @brief Reads the specified GPIO output data port. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @retval GPIO output data port value. */ uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); return ((uint16_t)GPIOx->ODR); } /** * @brief Sets the selected data port bits. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_Pin: specifies the port bits to be written. * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). * @retval None */ void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GPIO_PIN(GPIO_Pin)); GPIOx->BSRR = GPIO_Pin; } /** * @brief Clears the selected data port bits. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_Pin: specifies the port bits to be written. * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). * @retval None */ void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GPIO_PIN(GPIO_Pin)); GPIOx->BRR = GPIO_Pin; } /** * @brief Sets or clears the selected data port bit. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_Pin: specifies the port bit to be written. * This parameter can be one of GPIO_Pin_x where x can be (0..15). * @param BitVal: specifies the value to be written to the selected bit. * This parameter can be one of the BitAction enum values: * @arg Bit_RESET: to clear the port pin * @arg Bit_SET: to set the port pin * @retval None */ void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); assert_param(IS_GPIO_BIT_ACTION(BitVal)); if (BitVal != Bit_RESET) { GPIOx->BSRR = GPIO_Pin; } else { GPIOx->BRR = GPIO_Pin; } } /** * @brief Writes data to the specified GPIO data port. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param PortVal: specifies the value to be written to the port output data register. * @retval None */ void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal) { /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); GPIOx->ODR = PortVal; } /** * @brief Locks GPIO Pins configuration registers. * @param GPIOx: where x can be (A..G) to select the GPIO peripheral. * @param GPIO_Pin: specifies the port bit to be written. * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). * @retval None */ void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) { uint32_t tmp = 0x00010000; /* Check the parameters */ assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); assert_param(IS_GPIO_PIN(GPIO_Pin)); tmp |= GPIO_Pin; /* Set LCKK bit */ GPIOx->LCKR = tmp; /* Reset LCKK bit */ GPIOx->LCKR = GPIO_Pin; /* Set LCKK bit */ GPIOx->LCKR = tmp; /* Read LCKK bit*/ tmp = GPIOx->LCKR; /* Read LCKK bit*/ tmp = GPIOx->LCKR; } /** * @brief Selects the GPIO pin used as Event output. * @param GPIO_PortSource: selects the GPIO port to be used as source * for Event output. * This parameter can be GPIO_PortSourceGPIOx where x can be (A..E). * @param GPIO_PinSource: specifies the pin for the Event output. * This parameter can be GPIO_PinSourcex where x can be (0..15). * @retval None */ void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource) { uint32_t tmpreg = 0x00; /* Check the parameters */ assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource)); assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource)); tmpreg = AFIO->EVCR; /* Clear the PORT[6:4] and PIN[3:0] bits */ tmpreg &= EVCR_PORTPINCONFIG_MASK; tmpreg |= (uint32_t)GPIO_PortSource << 0x04; tmpreg |= GPIO_PinSource; AFIO->EVCR = tmpreg; } /** * @brief Enables or disables the Event Output. * @param NewState: new state of the Event output. * This parameter can be: ENABLE or DISABLE. * @retval None */ void GPIO_EventOutputCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState; } /** * @brief Changes the mapping of the specified pin. * @param GPIO_Remap: selects the pin to remap. * This parameter can be one of the following values: * @arg GPIO_Remap_SPI1 : SPI1 Alternate Function mapping * @arg GPIO_Remap_I2C1 : I2C1 Alternate Function mapping * @arg GPIO_Remap_USART1 : USART1 Alternate Function mapping * @arg GPIO_Remap_USART2 : USART2 Alternate Function mapping * @arg GPIO_PartialRemap_USART3 : USART3 Partial Alternate Function mapping * @arg GPIO_FullRemap_USART3 : USART3 Full Alternate Function mapping * @arg GPIO_PartialRemap_TIM1 : TIM1 Partial Alternate Function mapping * @arg GPIO_FullRemap_TIM1 : TIM1 Full Alternate Function mapping * @arg GPIO_PartialRemap1_TIM2 : TIM2 Partial1 Alternate Function mapping * @arg GPIO_PartialRemap2_TIM2 : TIM2 Partial2 Alternate Function mapping * @arg GPIO_FullRemap_TIM2 : TIM2 Full Alternate Function mapping * @arg GPIO_PartialRemap_TIM3 : TIM3 Partial Alternate Function mapping * @arg GPIO_FullRemap_TIM3 : TIM3 Full Alternate Function mapping * @arg GPIO_Remap_TIM4 : TIM4 Alternate Function mapping * @arg GPIO_Remap1_CAN1 : CAN1 Alternate Function mapping * @arg GPIO_Remap2_CAN1 : CAN1 Alternate Function mapping * @arg GPIO_Remap_PD01 : PD01 Alternate Function mapping * @arg GPIO_Remap_TIM5CH4_LSI : LSI connected to TIM5 Channel4 input capture for calibration * @arg GPIO_Remap_ADC1_ETRGINJ : ADC1 External Trigger Injected Conversion remapping * @arg GPIO_Remap_ADC1_ETRGREG : ADC1 External Trigger Regular Conversion remapping * @arg GPIO_Remap_ADC2_ETRGINJ : ADC2 External Trigger Injected Conversion remapping * @arg GPIO_Remap_ADC2_ETRGREG : ADC2 External Trigger Regular Conversion remapping * @arg GPIO_Remap_ETH : Ethernet remapping (only for Connectivity line devices) * @arg GPIO_Remap_CAN2 : CAN2 remapping (only for Connectivity line devices) * @arg GPIO_Remap_SWJ_NoJTRST : Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST * @arg GPIO_Remap_SWJ_JTAGDisable : JTAG-DP Disabled and SW-DP Enabled * @arg GPIO_Remap_SWJ_Disable : Full SWJ Disabled (JTAG-DP + SW-DP) * @arg GPIO_Remap_SPI3 : SPI3/I2S3 Alternate Function mapping (only for Connectivity line devices) * When the SPI3/I2S3 is remapped using this function, the SWJ is configured * to Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST. * @arg GPIO_Remap_TIM2ITR1_PTP_SOF : Ethernet PTP output or USB OTG SOF (Start of Frame) connected * to TIM2 Internal Trigger 1 for calibration (only for Connectivity line devices) * If the GPIO_Remap_TIM2ITR1_PTP_SOF is enabled the TIM2 ITR1 is connected to * Ethernet PTP output. When Reset TIM2 ITR1 is connected to USB OTG SOF output. * @arg GPIO_Remap_PTP_PPS : Ethernet MAC PPS_PTS output on PB05 (only for Connectivity line devices) * @arg GPIO_Remap_TIM15 : TIM15 Alternate Function mapping (only for Value line devices) * @arg GPIO_Remap_TIM16 : TIM16 Alternate Function mapping (only for Value line devices) * @arg GPIO_Remap_TIM17 : TIM17 Alternate Function mapping (only for Value line devices) * @arg GPIO_Remap_CEC : CEC Alternate Function mapping (only for Value line devices) * @arg GPIO_Remap_TIM1_DMA : TIM1 DMA requests mapping (only for Value line devices) * @arg GPIO_Remap_TIM9 : TIM9 Alternate Function mapping (only for XL-density devices) * @arg GPIO_Remap_TIM10 : TIM10 Alternate Function mapping (only for XL-density devices) * @arg GPIO_Remap_TIM11 : TIM11 Alternate Function mapping (only for XL-density devices) * @arg GPIO_Remap_TIM13 : TIM13 Alternate Function mapping (only for High density Value line and XL-density devices) * @arg GPIO_Remap_TIM14 : TIM14 Alternate Function mapping (only for High density Value line and XL-density devices) * @arg GPIO_Remap_FSMC_NADV : FSMC_NADV Alternate Function mapping (only for High density Value line and XL-density devices) * @arg GPIO_Remap_TIM67_DAC_DMA : TIM6/TIM7 and DAC DMA requests remapping (only for High density Value line devices) * @arg GPIO_Remap_TIM12 : TIM12 Alternate Function mapping (only for High density Value line devices) * @arg GPIO_Remap_MISC : Miscellaneous Remap (DMA2 Channel5 Position and DAC Trigger remapping, * only for High density Value line devices) * @param NewState: new state of the port pin remapping. * This parameter can be: ENABLE or DISABLE. * @retval None */ void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState) { uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00; /* Check the parameters */ assert_param(IS_GPIO_REMAP(GPIO_Remap)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if((GPIO_Remap & 0x80000000) == 0x80000000) { tmpreg = AFIO->MAPR2; } else { tmpreg = AFIO->MAPR; } tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10; tmp = GPIO_Remap & LSB_MASK; if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) { tmpreg &= DBGAFR_SWJCFG_MASK; AFIO->MAPR &= DBGAFR_SWJCFG_MASK; } else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK) { tmp1 = ((uint32_t)0x03) << tmpmask; tmpreg &= ~tmp1; tmpreg |= ~DBGAFR_SWJCFG_MASK; } else { tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10)); tmpreg |= ~DBGAFR_SWJCFG_MASK; } if (NewState != DISABLE) { tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10)); } if((GPIO_Remap & 0x80000000) == 0x80000000) { AFIO->MAPR2 = tmpreg; } else { AFIO->MAPR = tmpreg; } } /** * @brief Selects the GPIO pin used as EXTI Line. * @param GPIO_PortSource: selects the GPIO port to be used as source for EXTI lines. * This parameter can be GPIO_PortSourceGPIOx where x can be (A..G). * @param GPIO_PinSource: specifies the EXTI line to be configured. * This parameter can be GPIO_PinSourcex where x can be (0..15). * @retval None */ void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource) { uint32_t tmp = 0x00; /* Check the parameters */ assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource)); assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource)); tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)); AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp; AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03))); } /** * @brief Selects the Ethernet media interface. * @note This function applies only to STM32 Connectivity line devices. * @param GPIO_ETH_MediaInterface: specifies the Media Interface mode. * This parameter can be one of the following values: * @arg GPIO_ETH_MediaInterface_MII: MII mode * @arg GPIO_ETH_MediaInterface_RMII: RMII mode * @retval None */ void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) { assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); /* Configure MII_RMII selection bit */ *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_i2c.c ================================================ /** ****************************************************************************** * @file stm32f10x_i2c.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the I2C firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_i2c.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup I2C * @brief I2C driver modules * @{ */ /** @defgroup I2C_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup I2C_Private_Defines * @{ */ /* I2C SPE mask */ #define CR1_PE_Set ((uint16_t)0x0001) #define CR1_PE_Reset ((uint16_t)0xFFFE) /* I2C START mask */ #define CR1_START_Set ((uint16_t)0x0100) #define CR1_START_Reset ((uint16_t)0xFEFF) /* I2C STOP mask */ #define CR1_STOP_Set ((uint16_t)0x0200) #define CR1_STOP_Reset ((uint16_t)0xFDFF) /* I2C ACK mask */ #define CR1_ACK_Set ((uint16_t)0x0400) #define CR1_ACK_Reset ((uint16_t)0xFBFF) /* I2C ENGC mask */ #define CR1_ENGC_Set ((uint16_t)0x0040) #define CR1_ENGC_Reset ((uint16_t)0xFFBF) /* I2C SWRST mask */ #define CR1_SWRST_Set ((uint16_t)0x8000) #define CR1_SWRST_Reset ((uint16_t)0x7FFF) /* I2C PEC mask */ #define CR1_PEC_Set ((uint16_t)0x1000) #define CR1_PEC_Reset ((uint16_t)0xEFFF) /* I2C ENPEC mask */ #define CR1_ENPEC_Set ((uint16_t)0x0020) #define CR1_ENPEC_Reset ((uint16_t)0xFFDF) /* I2C ENARP mask */ #define CR1_ENARP_Set ((uint16_t)0x0010) #define CR1_ENARP_Reset ((uint16_t)0xFFEF) /* I2C NOSTRETCH mask */ #define CR1_NOSTRETCH_Set ((uint16_t)0x0080) #define CR1_NOSTRETCH_Reset ((uint16_t)0xFF7F) /* I2C registers Masks */ #define CR1_CLEAR_Mask ((uint16_t)0xFBF5) /* I2C DMAEN mask */ #define CR2_DMAEN_Set ((uint16_t)0x0800) #define CR2_DMAEN_Reset ((uint16_t)0xF7FF) /* I2C LAST mask */ #define CR2_LAST_Set ((uint16_t)0x1000) #define CR2_LAST_Reset ((uint16_t)0xEFFF) /* I2C FREQ mask */ #define CR2_FREQ_Reset ((uint16_t)0xFFC0) /* I2C ADD0 mask */ #define OAR1_ADD0_Set ((uint16_t)0x0001) #define OAR1_ADD0_Reset ((uint16_t)0xFFFE) /* I2C ENDUAL mask */ #define OAR2_ENDUAL_Set ((uint16_t)0x0001) #define OAR2_ENDUAL_Reset ((uint16_t)0xFFFE) /* I2C ADD2 mask */ #define OAR2_ADD2_Reset ((uint16_t)0xFF01) /* I2C F/S mask */ #define CCR_FS_Set ((uint16_t)0x8000) /* I2C CCR mask */ #define CCR_CCR_Set ((uint16_t)0x0FFF) /* I2C FLAG mask */ #define FLAG_Mask ((uint32_t)0x00FFFFFF) /* I2C Interrupt Enable mask */ #define ITEN_Mask ((uint32_t)0x07000000) /** * @} */ /** @defgroup I2C_Private_Macros * @{ */ /** * @} */ /** @defgroup I2C_Private_Variables * @{ */ /** * @} */ /** @defgroup I2C_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup I2C_Private_Functions * @{ */ /** * @brief Deinitializes the I2Cx peripheral registers to their default reset values. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @retval None */ void I2C_DeInit(I2C_TypeDef* I2Cx) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); if (I2Cx == I2C1) { /* Enable I2C1 reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE); /* Release I2C1 from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE); } else { /* Enable I2C2 reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE); /* Release I2C2 from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE); } } /** * @brief Initializes the I2Cx peripheral according to the specified * parameters in the I2C_InitStruct. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_InitStruct: pointer to a I2C_InitTypeDef structure that * contains the configuration information for the specified I2C peripheral. * @retval None */ void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct) { uint16_t tmpreg = 0, freqrange = 0; uint16_t result = 0x04; uint32_t pclk1 = 8000000; RCC_ClocksTypeDef rcc_clocks; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed)); assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode)); assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle)); assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1)); assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack)); assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress)); /*---------------------------- I2Cx CR2 Configuration ------------------------*/ /* Get the I2Cx CR2 value */ tmpreg = I2Cx->CR2; /* Clear frequency FREQ[5:0] bits */ tmpreg &= CR2_FREQ_Reset; /* Get pclk1 frequency value */ RCC_GetClocksFreq(&rcc_clocks); pclk1 = rcc_clocks.PCLK1_Frequency; /* Set frequency bits depending on pclk1 value */ freqrange = (uint16_t)(pclk1 / 1000000); tmpreg |= freqrange; /* Write to I2Cx CR2 */ I2Cx->CR2 = tmpreg; /*---------------------------- I2Cx CCR Configuration ------------------------*/ /* Disable the selected I2C peripheral to configure TRISE */ I2Cx->CR1 &= CR1_PE_Reset; /* Reset tmpreg value */ /* Clear F/S, DUTY and CCR[11:0] bits */ tmpreg = 0; /* Configure speed in standard mode */ if (I2C_InitStruct->I2C_ClockSpeed <= 100000) { /* Standard mode speed calculate */ result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1)); /* Test if CCR value is under 0x4*/ if (result < 0x04) { /* Set minimum allowed value */ result = 0x04; } /* Set speed value for standard mode */ tmpreg |= result; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Set Maximum Rise Time for standard mode */ I2Cx->TRISE = freqrange + 1; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif } /* Configure speed in fast mode */ else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/ { if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2) { /* Fast mode speed calculate: Tlow/Thigh = 2 */ result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3)); } else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/ { /* Fast mode speed calculate: Tlow/Thigh = 16/9 */ result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25)); /* Set DUTY bit */ result |= I2C_DutyCycle_16_9; } /* Test if CCR value is under 0x1*/ if ((result & CCR_CCR_Set) == 0) { /* Set minimum allowed value */ result |= (uint16_t)0x0001; } /* Set speed value and set F/S bit for fast mode */ tmpreg |= (uint16_t)(result | CCR_FS_Set); /* Set Maximum Rise Time for fast mode */ I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1); } /* Write to I2Cx CCR */ I2Cx->CCR = tmpreg; /* Enable the selected I2C peripheral */ I2Cx->CR1 |= CR1_PE_Set; /*---------------------------- I2Cx CR1 Configuration ------------------------*/ /* Get the I2Cx CR1 value */ tmpreg = I2Cx->CR1; /* Clear ACK, SMBTYPE and SMBUS bits */ tmpreg &= CR1_CLEAR_Mask; /* Configure I2Cx: mode and acknowledgement */ /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */ /* Set ACK bit according to I2C_Ack value */ tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack); /* Write to I2Cx CR1 */ I2Cx->CR1 = tmpreg; /*---------------------------- I2Cx OAR1 Configuration -----------------------*/ /* Set I2Cx Own Address1 and acknowledged address */ I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1); } /** * @brief Fills each I2C_InitStruct member with its default value. * @param I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized. * @retval None */ void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct) { /*---------------- Reset I2C init structure parameters values ----------------*/ /* initialize the I2C_ClockSpeed member */ I2C_InitStruct->I2C_ClockSpeed = 5000; /* Initialize the I2C_Mode member */ I2C_InitStruct->I2C_Mode = I2C_Mode_I2C; /* Initialize the I2C_DutyCycle member */ I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2; /* Initialize the I2C_OwnAddress1 member */ I2C_InitStruct->I2C_OwnAddress1 = 0; /* Initialize the I2C_Ack member */ I2C_InitStruct->I2C_Ack = I2C_Ack_Disable; /* Initialize the I2C_AcknowledgedAddress member */ I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit; } /** * @brief Enables or disables the specified I2C peripheral. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2Cx peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected I2C peripheral */ I2Cx->CR1 |= CR1_PE_Set; } else { /* Disable the selected I2C peripheral */ I2Cx->CR1 &= CR1_PE_Reset; } } /** * @brief Enables or disables the specified I2C DMA requests. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C DMA transfer. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected I2C DMA requests */ I2Cx->CR2 |= CR2_DMAEN_Set; } else { /* Disable the selected I2C DMA requests */ I2Cx->CR2 &= CR2_DMAEN_Reset; } } /** * @brief Specifies if the next DMA transfer will be the last one. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C DMA last transfer. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Next DMA transfer is the last transfer */ I2Cx->CR2 |= CR2_LAST_Set; } else { /* Next DMA transfer is not the last transfer */ I2Cx->CR2 &= CR2_LAST_Reset; } } /** * @brief Generates I2Cx communication START condition. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C START condition generation. * This parameter can be: ENABLE or DISABLE. * @retval None. */ void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Generate a START condition */ I2Cx->CR1 |= CR1_START_Set; } else { /* Disable the START condition generation */ I2Cx->CR1 &= CR1_START_Reset; } } /** * @brief Generates I2Cx communication STOP condition. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C STOP condition generation. * This parameter can be: ENABLE or DISABLE. * @retval None. */ void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Generate a STOP condition */ I2Cx->CR1 |= CR1_STOP_Set; } else { /* Disable the STOP condition generation */ I2Cx->CR1 &= CR1_STOP_Reset; } } /** * @brief Enables or disables the specified I2C acknowledge feature. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C Acknowledgement. * This parameter can be: ENABLE or DISABLE. * @retval None. */ void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the acknowledgement */ I2Cx->CR1 |= CR1_ACK_Set; } else { /* Disable the acknowledgement */ I2Cx->CR1 &= CR1_ACK_Reset; } } /** * @brief Configures the specified I2C own address2. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param Address: specifies the 7bit I2C own address2. * @retval None. */ void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address) { uint16_t tmpreg = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); /* Get the old register value */ tmpreg = I2Cx->OAR2; /* Reset I2Cx Own address2 bit [7:1] */ tmpreg &= OAR2_ADD2_Reset; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Set I2Cx Own address2 */ tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /* Store the new register value */ I2Cx->OAR2 = tmpreg; } /** * @brief Enables or disables the specified I2C dual addressing mode. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C dual addressing mode. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable dual addressing mode */ I2Cx->OAR2 |= OAR2_ENDUAL_Set; } else { /* Disable dual addressing mode */ I2Cx->OAR2 &= OAR2_ENDUAL_Reset; } } /** * @brief Enables or disables the specified I2C general call feature. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C General call. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable generall call */ I2Cx->CR1 |= CR1_ENGC_Set; } else { /* Disable generall call */ I2Cx->CR1 &= CR1_ENGC_Reset; } } /** * @brief Enables or disables the specified I2C interrupts. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. * This parameter can be any combination of the following values: * @arg I2C_IT_BUF: Buffer interrupt mask * @arg I2C_IT_EVT: Event interrupt mask * @arg I2C_IT_ERR: Error interrupt mask * @param NewState: new state of the specified I2C interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); assert_param(IS_I2C_CONFIG_IT(I2C_IT)); if (NewState != DISABLE) { /* Enable the selected I2C interrupts */ I2Cx->CR2 |= I2C_IT; } else { /* Disable the selected I2C interrupts */ I2Cx->CR2 &= (uint16_t)~I2C_IT; } } /** * @brief Sends a data byte through the I2Cx peripheral. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param Data: Byte to be transmitted.. * @retval None */ void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); /* Write in the DR register the data to be sent */ I2Cx->DR = Data; } /** * @brief Returns the most recent received data by the I2Cx peripheral. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @retval The value of the received data. */ uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); /* Return the data in the DR register */ return (uint8_t)I2Cx->DR; } /** * @brief Transmits the address byte to select the slave device. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param Address: specifies the slave address which will be transmitted * @param I2C_Direction: specifies whether the I2C device will be a * Transmitter or a Receiver. This parameter can be one of the following values * @arg I2C_Direction_Transmitter: Transmitter mode * @arg I2C_Direction_Receiver: Receiver mode * @retval None. */ void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_DIRECTION(I2C_Direction)); /* Test on the direction to set/reset the read/write bit */ if (I2C_Direction != I2C_Direction_Transmitter) { /* Set the address bit0 for read */ Address |= OAR1_ADD0_Set; } else { // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Reset the address bit0 for write */ Address &= OAR1_ADD0_Reset; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif } /* Send the address */ I2Cx->DR = Address; } /** * @brief Reads the specified I2C register and returns its value. * @param I2C_Register: specifies the register to read. * This parameter can be one of the following values: * @arg I2C_Register_CR1: CR1 register. * @arg I2C_Register_CR2: CR2 register. * @arg I2C_Register_OAR1: OAR1 register. * @arg I2C_Register_OAR2: OAR2 register. * @arg I2C_Register_DR: DR register. * @arg I2C_Register_SR1: SR1 register. * @arg I2C_Register_SR2: SR2 register. * @arg I2C_Register_CCR: CCR register. * @arg I2C_Register_TRISE: TRISE register. * @retval The value of the read register. */ uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_REGISTER(I2C_Register)); tmp = (uint32_t) I2Cx; tmp += I2C_Register; /* Return the selected register value */ return (*(__IO uint16_t *) tmp); } /** * @brief Enables or disables the specified I2C software reset. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C software reset. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Peripheral under reset */ I2Cx->CR1 |= CR1_SWRST_Set; } else { /* Peripheral not under reset */ I2Cx->CR1 &= CR1_SWRST_Reset; } } /** * @brief Selects the specified I2C NACK position in master receiver mode. * This function is useful in I2C Master Receiver mode when the number * of data to be received is equal to 2. In this case, this function * should be called (with parameter I2C_NACKPosition_Next) before data * reception starts,as described in the 2-byte reception procedure * recommended in Reference Manual in Section: Master receiver. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_NACKPosition: specifies the NACK position. * This parameter can be one of the following values: * @arg I2C_NACKPosition_Next: indicates that the next byte will be the last * received byte. * @arg I2C_NACKPosition_Current: indicates that current byte is the last * received byte. * * @note This function configures the same bit (POS) as I2C_PECPositionConfig() * but is intended to be used in I2C mode while I2C_PECPositionConfig() * is intended to used in SMBUS mode. * * @retval None */ void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition)); /* Check the input parameter */ if (I2C_NACKPosition == I2C_NACKPosition_Next) { /* Next byte in shift register is the last received byte */ I2Cx->CR1 |= I2C_NACKPosition_Next; } else { /* Current byte in shift register is the last received byte */ I2Cx->CR1 &= I2C_NACKPosition_Current; } } /** * @brief Drives the SMBusAlert pin high or low for the specified I2C. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_SMBusAlert: specifies SMBAlert pin level. * This parameter can be one of the following values: * @arg I2C_SMBusAlert_Low: SMBAlert pin driven low * @arg I2C_SMBusAlert_High: SMBAlert pin driven high * @retval None */ void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert)); if (I2C_SMBusAlert == I2C_SMBusAlert_Low) { /* Drive the SMBusAlert pin Low */ I2Cx->CR1 |= I2C_SMBusAlert_Low; } else { /* Drive the SMBusAlert pin High */ I2Cx->CR1 &= I2C_SMBusAlert_High; } } /** * @brief Enables or disables the specified I2C PEC transfer. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2C PEC transmission. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected I2C PEC transmission */ I2Cx->CR1 |= CR1_PEC_Set; } else { /* Disable the selected I2C PEC transmission */ I2Cx->CR1 &= CR1_PEC_Reset; } } /** * @brief Selects the specified I2C PEC position. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_PECPosition: specifies the PEC position. * This parameter can be one of the following values: * @arg I2C_PECPosition_Next: indicates that the next byte is PEC * @arg I2C_PECPosition_Current: indicates that current byte is PEC * * @note This function configures the same bit (POS) as I2C_NACKPositionConfig() * but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() * is intended to used in I2C mode. * * @retval None */ void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition)); if (I2C_PECPosition == I2C_PECPosition_Next) { /* Next byte in shift register is PEC */ I2Cx->CR1 |= I2C_PECPosition_Next; } else { /* Current byte in shift register is PEC */ I2Cx->CR1 &= I2C_PECPosition_Current; } } /** * @brief Enables or disables the PEC value calculation of the transferred bytes. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2Cx PEC value calculation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected I2C PEC calculation */ I2Cx->CR1 |= CR1_ENPEC_Set; } else { /* Disable the selected I2C PEC calculation */ I2Cx->CR1 &= CR1_ENPEC_Reset; } } /** * @brief Returns the PEC value for the specified I2C. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @retval The PEC value. */ uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Return the selected I2C PEC value */ return ((I2Cx->SR2) >> 8); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif } /** * @brief Enables or disables the specified I2C ARP. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2Cx ARP. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected I2C ARP */ I2Cx->CR1 |= CR1_ENARP_Set; } else { /* Disable the selected I2C ARP */ I2Cx->CR1 &= CR1_ENARP_Reset; } } /** * @brief Enables or disables the specified I2C Clock stretching. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param NewState: new state of the I2Cx Clock stretching. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState == DISABLE) { /* Enable the selected I2C Clock stretching */ I2Cx->CR1 |= CR1_NOSTRETCH_Set; } else { /* Disable the selected I2C Clock stretching */ I2Cx->CR1 &= CR1_NOSTRETCH_Reset; } } /** * @brief Selects the specified I2C fast mode duty cycle. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_DutyCycle: specifies the fast mode duty cycle. * This parameter can be one of the following values: * @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2 * @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9 * @retval None */ void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle) { /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle)); if (I2C_DutyCycle != I2C_DutyCycle_16_9) { /* I2C fast mode Tlow/Thigh=2 */ I2Cx->CCR &= I2C_DutyCycle_2; } else { /* I2C fast mode Tlow/Thigh=16/9 */ I2Cx->CCR |= I2C_DutyCycle_16_9; } } /** * @brief **************************************************************************************** * * I2C State Monitoring Functions * **************************************************************************************** * This I2C driver provides three different ways for I2C state monitoring * depending on the application requirements and constraints: * * * 1) Basic state monitoring: * Using I2C_CheckEvent() function: * It compares the status registers (SR1 and SR2) content to a given event * (can be the combination of one or more flags). * It returns SUCCESS if the current status includes the given flags * and returns ERROR if one or more flags are missing in the current status. * - When to use: * - This function is suitable for most applications as well as for startup * activity since the events are fully described in the product reference manual * (RM0008). * - It is also suitable for users who need to define their own events. * - Limitations: * - If an error occurs (ie. error flags are set besides to the monitored flags), * the I2C_CheckEvent() function may return SUCCESS despite the communication * hold or corrupted real state. * In this case, it is advised to use error interrupts to monitor the error * events and handle them in the interrupt IRQ handler. * * @note * For error management, it is advised to use the following functions: * - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR). * - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs. * Where x is the peripheral instance (I2C1, I2C2 ...) * - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into I2Cx_ER_IRQHandler() * in order to determine which error occured. * - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() * and/or I2C_GenerateStop() in order to clear the error flag and source, * and return to correct communication status. * * * 2) Advanced state monitoring: * Using the function I2C_GetLastEvent() which returns the image of both status * registers in a single word (uint32_t) (Status Register 2 value is shifted left * by 16 bits and concatenated to Status Register 1). * - When to use: * - This function is suitable for the same applications above but it allows to * overcome the mentioned limitation of I2C_GetFlagStatus() function. * The returned value could be compared to events already defined in the * library (stm32f10x_i2c.h) or to custom values defined by user. * - This function is suitable when multiple flags are monitored at the same time. * - At the opposite of I2C_CheckEvent() function, this function allows user to * choose when an event is accepted (when all events flags are set and no * other flags are set or just when the needed flags are set like * I2C_CheckEvent() function). * - Limitations: * - User may need to define his own events. * - Same remark concerning the error management is applicable for this * function if user decides to check only regular communication flags (and * ignores error flags). * * * 3) Flag-based state monitoring: * Using the function I2C_GetFlagStatus() which simply returns the status of * one single flag (ie. I2C_FLAG_RXNE ...). * - When to use: * - This function could be used for specific applications or in debug phase. * - It is suitable when only one flag checking is needed (most I2C events * are monitored through multiple flags). * - Limitations: * - When calling this function, the Status register is accessed. Some flags are * cleared when the status register is accessed. So checking the status * of one Flag, may clear other ones. * - Function may need to be called twice or more in order to monitor one * single event. * * For detailed description of Events, please refer to section I2C_Events in * stm32f10x_i2c.h file. * */ /** * * 1) Basic state monitoring ******************************************************************************* */ /** * @brief Checks whether the last I2Cx Event is equal to the one passed * as parameter. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_EVENT: specifies the event to be checked. * This parameter can be one of the following values: * @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED : EV1 * @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED : EV1 * @arg I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED : EV1 * @arg I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED : EV1 * @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED : EV1 * @arg I2C_EVENT_SLAVE_BYTE_RECEIVED : EV2 * @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF) : EV2 * @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL) : EV2 * @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED : EV3 * @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF) : EV3 * @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL) : EV3 * @arg I2C_EVENT_SLAVE_ACK_FAILURE : EV3_2 * @arg I2C_EVENT_SLAVE_STOP_DETECTED : EV4 * @arg I2C_EVENT_MASTER_MODE_SELECT : EV5 * @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED : EV6 * @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED : EV6 * @arg I2C_EVENT_MASTER_BYTE_RECEIVED : EV7 * @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING : EV8 * @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED : EV8_2 * @arg I2C_EVENT_MASTER_MODE_ADDRESS10 : EV9 * * @note: For detailed description of Events, please refer to section * I2C_Events in stm32f10x_i2c.h file. * * @retval An ErrorStatus enumeration value: * - SUCCESS: Last event is equal to the I2C_EVENT * - ERROR: Last event is different from the I2C_EVENT */ ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT) { uint32_t lastevent = 0; uint32_t flag1 = 0, flag2 = 0; ErrorStatus status = ERROR; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_EVENT(I2C_EVENT)); /* Read the I2Cx status register */ flag1 = I2Cx->SR1; flag2 = I2Cx->SR2; flag2 = flag2 << 16; /* Get the last event value from I2C status register */ lastevent = (flag1 | flag2) & FLAG_Mask; /* Check whether the last event contains the I2C_EVENT */ if ((lastevent & I2C_EVENT) == I2C_EVENT) { /* SUCCESS: last event is equal to I2C_EVENT */ status = SUCCESS; } else { /* ERROR: last event is different from I2C_EVENT */ status = ERROR; } /* Return status */ return status; } /** * * 2) Advanced state monitoring ******************************************************************************* */ /** * @brief Returns the last I2Cx Event. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * * @note: For detailed description of Events, please refer to section * I2C_Events in stm32f10x_i2c.h file. * * @retval The last event */ uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx) { uint32_t lastevent = 0; uint32_t flag1 = 0, flag2 = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); /* Read the I2Cx status register */ flag1 = I2Cx->SR1; flag2 = I2Cx->SR2; flag2 = flag2 << 16; /* Get the last event value from I2C status register */ lastevent = (flag1 | flag2) & FLAG_Mask; /* Return status */ return lastevent; } /** * * 3) Flag-based state monitoring ******************************************************************************* */ /** * @brief Checks whether the specified I2C flag is set or not. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg I2C_FLAG_DUALF: Dual flag (Slave mode) * @arg I2C_FLAG_SMBHOST: SMBus host header (Slave mode) * @arg I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode) * @arg I2C_FLAG_GENCALL: General call header flag (Slave mode) * @arg I2C_FLAG_TRA: Transmitter/Receiver flag * @arg I2C_FLAG_BUSY: Bus busy flag * @arg I2C_FLAG_MSL: Master/Slave flag * @arg I2C_FLAG_SMBALERT: SMBus Alert flag * @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag * @arg I2C_FLAG_PECERR: PEC error in reception flag * @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode) * @arg I2C_FLAG_AF: Acknowledge failure flag * @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode) * @arg I2C_FLAG_BERR: Bus error flag * @arg I2C_FLAG_TXE: Data register empty flag (Transmitter) * @arg I2C_FLAG_RXNE: Data register not empty (Receiver) flag * @arg I2C_FLAG_STOPF: Stop detection flag (Slave mode) * @arg I2C_FLAG_ADD10: 10-bit header sent flag (Master mode) * @arg I2C_FLAG_BTF: Byte transfer finished flag * @arg I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL" * Address matched flag (Slave mode)"ENDA" * @arg I2C_FLAG_SB: Start bit flag (Master mode) * @retval The new state of I2C_FLAG (SET or RESET). */ FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG) { FlagStatus bitstatus = RESET; __IO uint32_t i2creg = 0, i2cxbase = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_GET_FLAG(I2C_FLAG)); /* Get the I2Cx peripheral base address */ i2cxbase = (uint32_t)I2Cx; /* Read flag register index */ i2creg = I2C_FLAG >> 28; /* Get bit[23:0] of the flag */ I2C_FLAG &= FLAG_Mask; if(i2creg != 0) { /* Get the I2Cx SR1 register address */ i2cxbase += 0x14; } else { /* Flag in I2Cx SR2 Register */ I2C_FLAG = (uint32_t)(I2C_FLAG >> 16); /* Get the I2Cx SR2 register address */ i2cxbase += 0x18; } if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET) { /* I2C_FLAG is set */ bitstatus = SET; } else { /* I2C_FLAG is reset */ bitstatus = RESET; } /* Return the I2C_FLAG status */ return bitstatus; } /** * @brief Clears the I2Cx's pending flags. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * @arg I2C_FLAG_SMBALERT: SMBus Alert flag * @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag * @arg I2C_FLAG_PECERR: PEC error in reception flag * @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode) * @arg I2C_FLAG_AF: Acknowledge failure flag * @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode) * @arg I2C_FLAG_BERR: Bus error flag * * @note * - STOPF (STOP detection) is cleared by software sequence: a read operation * to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation * to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral). * - ADD10 (10-bit header sent) is cleared by software sequence: a read * operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the * second byte of the address in DR register. * - BTF (Byte Transfer Finished) is cleared by software sequence: a read * operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a * read/write to I2C_DR register (I2C_SendData()). * - ADDR (Address sent) is cleared by software sequence: a read operation to * I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to * I2C_SR2 register ((void)(I2Cx->SR2)). * - SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1 * register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR * register (I2C_SendData()). * @retval None */ void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG) { uint32_t flagpos = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG)); /* Get the I2C flag position */ flagpos = I2C_FLAG & FLAG_Mask; /* Clear the selected I2C flag */ I2Cx->SR1 = (uint16_t)~flagpos; } /** * @brief Checks whether the specified I2C interrupt has occurred or not. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_IT: specifies the interrupt source to check. * This parameter can be one of the following values: * @arg I2C_IT_SMBALERT: SMBus Alert flag * @arg I2C_IT_TIMEOUT: Timeout or Tlow error flag * @arg I2C_IT_PECERR: PEC error in reception flag * @arg I2C_IT_OVR: Overrun/Underrun flag (Slave mode) * @arg I2C_IT_AF: Acknowledge failure flag * @arg I2C_IT_ARLO: Arbitration lost flag (Master mode) * @arg I2C_IT_BERR: Bus error flag * @arg I2C_IT_TXE: Data register empty flag (Transmitter) * @arg I2C_IT_RXNE: Data register not empty (Receiver) flag * @arg I2C_IT_STOPF: Stop detection flag (Slave mode) * @arg I2C_IT_ADD10: 10-bit header sent flag (Master mode) * @arg I2C_IT_BTF: Byte transfer finished flag * @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL" * Address matched flag (Slave mode)"ENDAD" * @arg I2C_IT_SB: Start bit flag (Master mode) * @retval The new state of I2C_IT (SET or RESET). */ ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT) { ITStatus bitstatus = RESET; uint32_t enablestatus = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_GET_IT(I2C_IT)); /* Check if the interrupt source is enabled or not */ enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ; /* Get bit[23:0] of the flag */ I2C_IT &= FLAG_Mask; /* Check the status of the specified I2C flag */ if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus) { /* I2C_IT is set */ bitstatus = SET; } else { /* I2C_IT is reset */ bitstatus = RESET; } /* Return the I2C_IT status */ return bitstatus; } /** * @brief Clears the I2Cx�s interrupt pending bits. * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. * @param I2C_IT: specifies the interrupt pending bit to clear. * This parameter can be any combination of the following values: * @arg I2C_IT_SMBALERT: SMBus Alert interrupt * @arg I2C_IT_TIMEOUT: Timeout or Tlow error interrupt * @arg I2C_IT_PECERR: PEC error in reception interrupt * @arg I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode) * @arg I2C_IT_AF: Acknowledge failure interrupt * @arg I2C_IT_ARLO: Arbitration lost interrupt (Master mode) * @arg I2C_IT_BERR: Bus error interrupt * * @note * - STOPF (STOP detection) is cleared by software sequence: a read operation * to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to * I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral). * - ADD10 (10-bit header sent) is cleared by software sequence: a read * operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second * byte of the address in I2C_DR register. * - BTF (Byte Transfer Finished) is cleared by software sequence: a read * operation to I2C_SR1 register (I2C_GetITStatus()) followed by a * read/write to I2C_DR register (I2C_SendData()). * - ADDR (Address sent) is cleared by software sequence: a read operation to * I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to * I2C_SR2 register ((void)(I2Cx->SR2)). * - SB (Start Bit) is cleared by software sequence: a read operation to * I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to * I2C_DR register (I2C_SendData()). * @retval None */ void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT) { uint32_t flagpos = 0; /* Check the parameters */ assert_param(IS_I2C_ALL_PERIPH(I2Cx)); assert_param(IS_I2C_CLEAR_IT(I2C_IT)); /* Get the I2C flag position */ flagpos = I2C_IT & FLAG_Mask; /* Clear the selected I2C flag */ I2Cx->SR1 = (uint16_t)~flagpos; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_iwdg.c ================================================ /** ****************************************************************************** * @file stm32f10x_iwdg.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the IWDG firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_iwdg.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup IWDG * @brief IWDG driver modules * @{ */ /** @defgroup IWDG_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup IWDG_Private_Defines * @{ */ /* ---------------------- IWDG registers bit mask ----------------------------*/ /* KR register bit mask */ #define KR_KEY_Reload ((uint16_t)0xAAAA) #define KR_KEY_Enable ((uint16_t)0xCCCC) /** * @} */ /** @defgroup IWDG_Private_Macros * @{ */ /** * @} */ /** @defgroup IWDG_Private_Variables * @{ */ /** * @} */ /** @defgroup IWDG_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup IWDG_Private_Functions * @{ */ /** * @brief Enables or disables write access to IWDG_PR and IWDG_RLR registers. * @param IWDG_WriteAccess: new state of write access to IWDG_PR and IWDG_RLR registers. * This parameter can be one of the following values: * @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers * @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers * @retval None */ void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess) { /* Check the parameters */ assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess)); IWDG->KR = IWDG_WriteAccess; } /** * @brief Sets IWDG Prescaler value. * @param IWDG_Prescaler: specifies the IWDG Prescaler value. * This parameter can be one of the following values: * @arg IWDG_Prescaler_4: IWDG prescaler set to 4 * @arg IWDG_Prescaler_8: IWDG prescaler set to 8 * @arg IWDG_Prescaler_16: IWDG prescaler set to 16 * @arg IWDG_Prescaler_32: IWDG prescaler set to 32 * @arg IWDG_Prescaler_64: IWDG prescaler set to 64 * @arg IWDG_Prescaler_128: IWDG prescaler set to 128 * @arg IWDG_Prescaler_256: IWDG prescaler set to 256 * @retval None */ void IWDG_SetPrescaler(uint8_t IWDG_Prescaler) { /* Check the parameters */ assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler)); IWDG->PR = IWDG_Prescaler; } /** * @brief Sets IWDG Reload value. * @param Reload: specifies the IWDG Reload value. * This parameter must be a number between 0 and 0x0FFF. * @retval None */ void IWDG_SetReload(uint16_t Reload) { /* Check the parameters */ assert_param(IS_IWDG_RELOAD(Reload)); IWDG->RLR = Reload; } /** * @brief Reloads IWDG counter with value defined in the reload register * (write access to IWDG_PR and IWDG_RLR registers disabled). * @param None * @retval None */ void IWDG_ReloadCounter(void) { IWDG->KR = KR_KEY_Reload; } /** * @brief Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled). * @param None * @retval None */ void IWDG_Enable(void) { IWDG->KR = KR_KEY_Enable; } /** * @brief Checks whether the specified IWDG flag is set or not. * @param IWDG_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg IWDG_FLAG_PVU: Prescaler Value Update on going * @arg IWDG_FLAG_RVU: Reload Value Update on going * @retval The new state of IWDG_FLAG (SET or RESET). */ FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_IWDG_FLAG(IWDG_FLAG)); if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } /* Return the flag status */ return bitstatus; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_pwr.c ================================================ /** ****************************************************************************** * @file stm32f10x_pwr.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the PWR firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_pwr.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup PWR * @brief PWR driver modules * @{ */ /** @defgroup PWR_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup PWR_Private_Defines * @{ */ /* --------- PWR registers bit address in the alias region ---------- */ #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) /* --- CR Register ---*/ /* Alias word address of DBP bit */ #define CR_OFFSET (PWR_OFFSET + 0x00) #define DBP_BitNumber 0x08 #define CR_DBP_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4)) /* Alias word address of PVDE bit */ #define PVDE_BitNumber 0x04 #define CR_PVDE_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4)) /* --- CSR Register ---*/ /* Alias word address of EWUP bit */ #define CSR_OFFSET (PWR_OFFSET + 0x04) #define EWUP_BitNumber 0x08 #define CSR_EWUP_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4)) /* ------------------ PWR registers bit mask ------------------------ */ /* CR register bit mask */ #define CR_DS_MASK ((uint32_t)0xFFFFFFFC) #define CR_PLS_MASK ((uint32_t)0xFFFFFF1F) /** * @} */ /** @defgroup PWR_Private_Macros * @{ */ /** * @} */ /** @defgroup PWR_Private_Variables * @{ */ /** * @} */ /** @defgroup PWR_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup PWR_Private_Functions * @{ */ /** * @brief Deinitializes the PWR peripheral registers to their default reset values. * @param None * @retval None */ void PWR_DeInit(void) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE); } /** * @brief Enables or disables access to the RTC and backup registers. * @param NewState: new state of the access to the RTC and backup registers. * This parameter can be: ENABLE or DISABLE. * @retval None */ void PWR_BackupAccessCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState; } /** * @brief Enables or disables the Power Voltage Detector(PVD). * @param NewState: new state of the PVD. * This parameter can be: ENABLE or DISABLE. * @retval None */ void PWR_PVDCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState; } /** * @brief Configures the voltage threshold detected by the Power Voltage Detector(PVD). * @param PWR_PVDLevel: specifies the PVD detection level * This parameter can be one of the following values: * @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V * @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V * @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V * @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V * @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V * @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V * @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V * @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V * @retval None */ void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel)); tmpreg = PWR->CR; /* Clear PLS[7:5] bits */ tmpreg &= CR_PLS_MASK; /* Set PLS[7:5] bits according to PWR_PVDLevel value */ tmpreg |= PWR_PVDLevel; /* Store the new value */ PWR->CR = tmpreg; } /** * @brief Enables or disables the WakeUp Pin functionality. * @param NewState: new state of the WakeUp Pin functionality. * This parameter can be: ENABLE or DISABLE. * @retval None */ void PWR_WakeUpPinCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState; } /** * @brief Enters STOP mode. * @param PWR_Regulator: specifies the regulator state in STOP mode. * This parameter can be one of the following values: * @arg PWR_Regulator_ON: STOP mode with regulator ON * @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode * @param PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction. * This parameter can be one of the following values: * @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction * @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction * @retval None */ void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_PWR_REGULATOR(PWR_Regulator)); assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry)); /* Select the regulator state in STOP mode ---------------------------------*/ tmpreg = PWR->CR; /* Clear PDDS and LPDS bits */ tmpreg &= CR_DS_MASK; /* Set LPDS bit according to PWR_Regulator value */ tmpreg |= PWR_Regulator; /* Store the new value */ PWR->CR = tmpreg; /* Set SLEEPDEEP bit of Cortex System Control Register */ SCB->SCR |= SCB_SCR_SLEEPDEEP; /* Select STOP mode entry --------------------------------------------------*/ if(PWR_STOPEntry == PWR_STOPEntry_WFI) { /* Request Wait For Interrupt */ __WFI(); } else { /* Request Wait For Event */ __WFE(); } /* Reset SLEEPDEEP bit of Cortex System Control Register */ SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); } /** * @brief Enters STANDBY mode. * @param None * @retval None */ void PWR_EnterSTANDBYMode(void) { /* Clear Wake-up flag */ PWR->CR |= PWR_CR_CWUF; /* Select STANDBY mode */ PWR->CR |= PWR_CR_PDDS; /* Set SLEEPDEEP bit of Cortex System Control Register */ SCB->SCR |= SCB_SCR_SLEEPDEEP; /* This option is used to ensure that store operations are completed */ #if defined ( __CC_ARM ) __force_stores(); #endif /* Request Wait For Interrupt */ __WFI(); } /** * @brief Checks whether the specified PWR flag is set or not. * @param PWR_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg PWR_FLAG_WU: Wake Up flag * @arg PWR_FLAG_SB: StandBy flag * @arg PWR_FLAG_PVDO: PVD Output * @retval The new state of PWR_FLAG (SET or RESET). */ FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_PWR_GET_FLAG(PWR_FLAG)); if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } /* Return the flag status */ return bitstatus; } /** * @brief Clears the PWR's pending flags. * @param PWR_FLAG: specifies the flag to clear. * This parameter can be one of the following values: * @arg PWR_FLAG_WU: Wake Up flag * @arg PWR_FLAG_SB: StandBy flag * @retval None */ void PWR_ClearFlag(uint32_t PWR_FLAG) { /* Check the parameters */ assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG)); PWR->CR |= PWR_FLAG << 2; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_rcc.c ================================================ /** ****************************************************************************** * @file stm32f10x_rcc.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the RCC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup RCC * @brief RCC driver modules * @{ */ /** @defgroup RCC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup RCC_Private_Defines * @{ */ /* ------------ RCC registers bit address in the alias region ----------- */ #define RCC_OFFSET (RCC_BASE - PERIPH_BASE) /* --- CR Register ---*/ /* Alias word address of HSION bit */ #define CR_OFFSET (RCC_OFFSET + 0x00) #define HSION_BitNumber 0x00 #define CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4)) /* Alias word address of PLLON bit */ #define PLLON_BitNumber 0x18 #define CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4)) #ifdef STM32F10X_CL /* Alias word address of PLL2ON bit */ #define PLL2ON_BitNumber 0x1A #define CR_PLL2ON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4)) /* Alias word address of PLL3ON bit */ #define PLL3ON_BitNumber 0x1C #define CR_PLL3ON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4)) #endif /* STM32F10X_CL */ /* Alias word address of CSSON bit */ #define CSSON_BitNumber 0x13 #define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4)) /* --- CFGR Register ---*/ /* Alias word address of USBPRE bit */ #define CFGR_OFFSET (RCC_OFFSET + 0x04) #ifndef STM32F10X_CL #define USBPRE_BitNumber 0x16 #define CFGR_USBPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4)) #else #define OTGFSPRE_BitNumber 0x16 #define CFGR_OTGFSPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4)) #endif /* STM32F10X_CL */ /* --- BDCR Register ---*/ /* Alias word address of RTCEN bit */ #define BDCR_OFFSET (RCC_OFFSET + 0x20) #define RTCEN_BitNumber 0x0F #define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4)) /* Alias word address of BDRST bit */ #define BDRST_BitNumber 0x10 #define BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4)) /* --- CSR Register ---*/ /* Alias word address of LSION bit */ #define CSR_OFFSET (RCC_OFFSET + 0x24) #define LSION_BitNumber 0x00 #define CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4)) #ifdef STM32F10X_CL /* --- CFGR2 Register ---*/ /* Alias word address of I2S2SRC bit */ #define CFGR2_OFFSET (RCC_OFFSET + 0x2C) #define I2S2SRC_BitNumber 0x11 #define CFGR2_I2S2SRC_BB (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4)) /* Alias word address of I2S3SRC bit */ #define I2S3SRC_BitNumber 0x12 #define CFGR2_I2S3SRC_BB (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4)) #endif /* STM32F10X_CL */ /* ---------------------- RCC registers bit mask ------------------------ */ /* CR register bit mask */ #define CR_HSEBYP_Reset ((uint32_t)0xFFFBFFFF) #define CR_HSEBYP_Set ((uint32_t)0x00040000) #define CR_HSEON_Reset ((uint32_t)0xFFFEFFFF) #define CR_HSEON_Set ((uint32_t)0x00010000) #define CR_HSITRIM_Mask ((uint32_t)0xFFFFFF07) /* CFGR register bit mask */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) #define CFGR_PLL_Mask ((uint32_t)0xFFC2FFFF) #else #define CFGR_PLL_Mask ((uint32_t)0xFFC0FFFF) #endif /* STM32F10X_CL */ #define CFGR_PLLMull_Mask ((uint32_t)0x003C0000) #define CFGR_PLLSRC_Mask ((uint32_t)0x00010000) #define CFGR_PLLXTPRE_Mask ((uint32_t)0x00020000) #define CFGR_SWS_Mask ((uint32_t)0x0000000C) #define CFGR_SW_Mask ((uint32_t)0xFFFFFFFC) #define CFGR_HPRE_Reset_Mask ((uint32_t)0xFFFFFF0F) #define CFGR_HPRE_Set_Mask ((uint32_t)0x000000F0) #define CFGR_PPRE1_Reset_Mask ((uint32_t)0xFFFFF8FF) #define CFGR_PPRE1_Set_Mask ((uint32_t)0x00000700) #define CFGR_PPRE2_Reset_Mask ((uint32_t)0xFFFFC7FF) #define CFGR_PPRE2_Set_Mask ((uint32_t)0x00003800) #define CFGR_ADCPRE_Reset_Mask ((uint32_t)0xFFFF3FFF) #define CFGR_ADCPRE_Set_Mask ((uint32_t)0x0000C000) /* CSR register bit mask */ #define CSR_RMVF_Set ((uint32_t)0x01000000) #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) /* CFGR2 register bit mask */ #define CFGR2_PREDIV1SRC ((uint32_t)0x00010000) #define CFGR2_PREDIV1 ((uint32_t)0x0000000F) #endif #ifdef STM32F10X_CL #define CFGR2_PREDIV2 ((uint32_t)0x000000F0) #define CFGR2_PLL2MUL ((uint32_t)0x00000F00) #define CFGR2_PLL3MUL ((uint32_t)0x0000F000) #endif /* STM32F10X_CL */ /* RCC Flag Mask */ #define FLAG_Mask ((uint8_t)0x1F) /* CIR register byte 2 (Bits[15:8]) base address */ #define CIR_BYTE2_ADDRESS ((uint32_t)0x40021009) /* CIR register byte 3 (Bits[23:16]) base address */ #define CIR_BYTE3_ADDRESS ((uint32_t)0x4002100A) /* CFGR register byte 4 (Bits[31:24]) base address */ #define CFGR_BYTE4_ADDRESS ((uint32_t)0x40021007) /* BDCR register base address */ #define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET) /** * @} */ /** @defgroup RCC_Private_Macros * @{ */ /** * @} */ /** @defgroup RCC_Private_Variables * @{ */ static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9}; static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8}; /** * @} */ /** @defgroup RCC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup RCC_Private_Functions * @{ */ /** * @brief Resets the RCC clock configuration to the default reset state. * @param None * @retval None */ void RCC_DeInit(void) { /* Set HSION bit */ RCC->CR |= (uint32_t)0x00000001; /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */ #ifndef STM32F10X_CL RCC->CFGR &= (uint32_t)0xF8FF0000; #else RCC->CFGR &= (uint32_t)0xF0FF0000; #endif /* STM32F10X_CL */ /* Reset HSEON, CSSON and PLLON bits */ RCC->CR &= (uint32_t)0xFEF6FFFF; /* Reset HSEBYP bit */ RCC->CR &= (uint32_t)0xFFFBFFFF; /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */ RCC->CFGR &= (uint32_t)0xFF80FFFF; #ifdef STM32F10X_CL /* Reset PLL2ON and PLL3ON bits */ RCC->CR &= (uint32_t)0xEBFFFFFF; /* Disable all interrupts and clear pending bits */ RCC->CIR = 0x00FF0000; /* Reset CFGR2 register */ RCC->CFGR2 = 0x00000000; #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) /* Disable all interrupts and clear pending bits */ RCC->CIR = 0x009F0000; /* Reset CFGR2 register */ RCC->CFGR2 = 0x00000000; #else /* Disable all interrupts and clear pending bits */ RCC->CIR = 0x009F0000; #endif /* STM32F10X_CL */ } /** * @brief Configures the External High Speed oscillator (HSE). * @note HSE can not be stopped if it is used directly or through the PLL as system clock. * @param RCC_HSE: specifies the new state of the HSE. * This parameter can be one of the following values: * @arg RCC_HSE_OFF: HSE oscillator OFF * @arg RCC_HSE_ON: HSE oscillator ON * @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock * @retval None */ void RCC_HSEConfig(uint32_t RCC_HSE) { /* Check the parameters */ assert_param(IS_RCC_HSE(RCC_HSE)); /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/ /* Reset HSEON bit */ RCC->CR &= CR_HSEON_Reset; /* Reset HSEBYP bit */ RCC->CR &= CR_HSEBYP_Reset; /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */ switch(RCC_HSE) { case RCC_HSE_ON: /* Set HSEON bit */ RCC->CR |= CR_HSEON_Set; break; case RCC_HSE_Bypass: /* Set HSEBYP and HSEON bits */ RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set; break; default: break; } } /** * @brief Waits for HSE start-up. * @param None * @retval An ErrorStatus enumuration value: * - SUCCESS: HSE oscillator is stable and ready to use * - ERROR: HSE oscillator not yet ready */ ErrorStatus RCC_WaitForHSEStartUp(void) { __IO uint32_t StartUpCounter = 0; ErrorStatus status = ERROR; FlagStatus HSEStatus = RESET; /* Wait till HSE is ready and if Time out is reached exit */ do { HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY); StartUpCounter++; } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET)); if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET) { status = SUCCESS; } else { status = ERROR; } return (status); } /** * @brief Adjusts the Internal High Speed oscillator (HSI) calibration value. * @param HSICalibrationValue: specifies the calibration trimming value. * This parameter must be a number between 0 and 0x1F. * @retval None */ void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue)); tmpreg = RCC->CR; /* Clear HSITRIM[4:0] bits */ tmpreg &= CR_HSITRIM_Mask; /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */ tmpreg |= (uint32_t)HSICalibrationValue << 3; /* Store the new value */ RCC->CR = tmpreg; } /** * @brief Enables or disables the Internal High Speed oscillator (HSI). * @note HSI can not be stopped if it is used directly or through the PLL as system clock. * @param NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_HSICmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState; } /** * @brief Configures the PLL clock source and multiplication factor. * @note This function must be used only when the PLL is disabled. * @param RCC_PLLSource: specifies the PLL entry clock source. * For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, * this parameter can be one of the following values: * @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry * @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry * For @b other_STM32_devices, this parameter can be one of the following values: * @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry * @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry * @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry * @param RCC_PLLMul: specifies the PLL multiplication factor. * For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5} * For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16] * @retval None */ void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource)); assert_param(IS_RCC_PLL_MUL(RCC_PLLMul)); tmpreg = RCC->CFGR; /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */ tmpreg &= CFGR_PLL_Mask; /* Set the PLL configuration bits */ tmpreg |= RCC_PLLSource | RCC_PLLMul; /* Store the new value */ RCC->CFGR = tmpreg; } /** * @brief Enables or disables the PLL. * @note The PLL can not be disabled if it is used as system clock. * @param NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_PLLCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState; } #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL) /** * @brief Configures the PREDIV1 division factor. * @note * - This function must be used only when the PLL is disabled. * - This function applies only to STM32 Connectivity line and Value line * devices. * @param RCC_PREDIV1_Source: specifies the PREDIV1 clock source. * This parameter can be one of the following values: * @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock * @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock * @note * For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE * @param RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor. * This parameter can be RCC_PREDIV1_Divx where x:[1,16] * @retval None */ void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source)); assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div)); tmpreg = RCC->CFGR2; /* Clear PREDIV1[3:0] and PREDIV1SRC bits */ tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC); /* Set the PREDIV1 clock source and division factor */ tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ; /* Store the new value */ RCC->CFGR2 = tmpreg; } #endif #ifdef STM32F10X_CL /** * @brief Configures the PREDIV2 division factor. * @note * - This function must be used only when both PLL2 and PLL3 are disabled. * - This function applies only to STM32 Connectivity line devices. * @param RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor. * This parameter can be RCC_PREDIV2_Divx where x:[1,16] * @retval None */ void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div)); tmpreg = RCC->CFGR2; /* Clear PREDIV2[3:0] bits */ tmpreg &= ~CFGR2_PREDIV2; /* Set the PREDIV2 division factor */ tmpreg |= RCC_PREDIV2_Div; /* Store the new value */ RCC->CFGR2 = tmpreg; } /** * @brief Configures the PLL2 multiplication factor. * @note * - This function must be used only when the PLL2 is disabled. * - This function applies only to STM32 Connectivity line devices. * @param RCC_PLL2Mul: specifies the PLL2 multiplication factor. * This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20} * @retval None */ void RCC_PLL2Config(uint32_t RCC_PLL2Mul) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul)); tmpreg = RCC->CFGR2; /* Clear PLL2Mul[3:0] bits */ tmpreg &= ~CFGR2_PLL2MUL; /* Set the PLL2 configuration bits */ tmpreg |= RCC_PLL2Mul; /* Store the new value */ RCC->CFGR2 = tmpreg; } /** * @brief Enables or disables the PLL2. * @note * - The PLL2 can not be disabled if it is used indirectly as system clock * (i.e. it is used as PLL clock entry that is used as System clock). * - This function applies only to STM32 Connectivity line devices. * @param NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_PLL2Cmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState; } /** * @brief Configures the PLL3 multiplication factor. * @note * - This function must be used only when the PLL3 is disabled. * - This function applies only to STM32 Connectivity line devices. * @param RCC_PLL3Mul: specifies the PLL3 multiplication factor. * This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20} * @retval None */ void RCC_PLL3Config(uint32_t RCC_PLL3Mul) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul)); tmpreg = RCC->CFGR2; /* Clear PLL3Mul[3:0] bits */ tmpreg &= ~CFGR2_PLL3MUL; /* Set the PLL3 configuration bits */ tmpreg |= RCC_PLL3Mul; /* Store the new value */ RCC->CFGR2 = tmpreg; } /** * @brief Enables or disables the PLL3. * @note This function applies only to STM32 Connectivity line devices. * @param NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_PLL3Cmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState; } #endif /* STM32F10X_CL */ /** * @brief Configures the system clock (SYSCLK). * @param RCC_SYSCLKSource: specifies the clock source used as system clock. * This parameter can be one of the following values: * @arg RCC_SYSCLKSource_HSI: HSI selected as system clock * @arg RCC_SYSCLKSource_HSE: HSE selected as system clock * @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock * @retval None */ void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource)); tmpreg = RCC->CFGR; /* Clear SW[1:0] bits */ tmpreg &= CFGR_SW_Mask; /* Set SW[1:0] bits according to RCC_SYSCLKSource value */ tmpreg |= RCC_SYSCLKSource; /* Store the new value */ RCC->CFGR = tmpreg; } /** * @brief Returns the clock source used as system clock. * @param None * @retval The clock source used as system clock. The returned value can * be one of the following: * - 0x00: HSI used as system clock * - 0x04: HSE used as system clock * - 0x08: PLL used as system clock */ uint8_t RCC_GetSYSCLKSource(void) { return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask)); } /** * @brief Configures the AHB clock (HCLK). * @param RCC_SYSCLK: defines the AHB clock divider. This clock is derived from * the system clock (SYSCLK). * This parameter can be one of the following values: * @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK * @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 * @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 * @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 * @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 * @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 * @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 * @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 * @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 * @retval None */ void RCC_HCLKConfig(uint32_t RCC_SYSCLK) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_HCLK(RCC_SYSCLK)); tmpreg = RCC->CFGR; /* Clear HPRE[3:0] bits */ tmpreg &= CFGR_HPRE_Reset_Mask; /* Set HPRE[3:0] bits according to RCC_SYSCLK value */ tmpreg |= RCC_SYSCLK; /* Store the new value */ RCC->CFGR = tmpreg; } /** * @brief Configures the Low Speed APB clock (PCLK1). * @param RCC_HCLK: defines the APB1 clock divider. This clock is derived from * the AHB clock (HCLK). * This parameter can be one of the following values: * @arg RCC_HCLK_Div1: APB1 clock = HCLK * @arg RCC_HCLK_Div2: APB1 clock = HCLK/2 * @arg RCC_HCLK_Div4: APB1 clock = HCLK/4 * @arg RCC_HCLK_Div8: APB1 clock = HCLK/8 * @arg RCC_HCLK_Div16: APB1 clock = HCLK/16 * @retval None */ void RCC_PCLK1Config(uint32_t RCC_HCLK) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PCLK(RCC_HCLK)); tmpreg = RCC->CFGR; /* Clear PPRE1[2:0] bits */ tmpreg &= CFGR_PPRE1_Reset_Mask; /* Set PPRE1[2:0] bits according to RCC_HCLK value */ tmpreg |= RCC_HCLK; /* Store the new value */ RCC->CFGR = tmpreg; } /** * @brief Configures the High Speed APB clock (PCLK2). * @param RCC_HCLK: defines the APB2 clock divider. This clock is derived from * the AHB clock (HCLK). * This parameter can be one of the following values: * @arg RCC_HCLK_Div1: APB2 clock = HCLK * @arg RCC_HCLK_Div2: APB2 clock = HCLK/2 * @arg RCC_HCLK_Div4: APB2 clock = HCLK/4 * @arg RCC_HCLK_Div8: APB2 clock = HCLK/8 * @arg RCC_HCLK_Div16: APB2 clock = HCLK/16 * @retval None */ void RCC_PCLK2Config(uint32_t RCC_HCLK) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_PCLK(RCC_HCLK)); tmpreg = RCC->CFGR; /* Clear PPRE2[2:0] bits */ tmpreg &= CFGR_PPRE2_Reset_Mask; /* Set PPRE2[2:0] bits according to RCC_HCLK value */ tmpreg |= RCC_HCLK << 3; /* Store the new value */ RCC->CFGR = tmpreg; } /** * @brief Enables or disables the specified RCC interrupts. * @param RCC_IT: specifies the RCC interrupt sources to be enabled or disabled. * * For @b STM32_Connectivity_line_devices, this parameter can be any combination * of the following values * @arg RCC_IT_LSIRDY: LSI ready interrupt * @arg RCC_IT_LSERDY: LSE ready interrupt * @arg RCC_IT_HSIRDY: HSI ready interrupt * @arg RCC_IT_HSERDY: HSE ready interrupt * @arg RCC_IT_PLLRDY: PLL ready interrupt * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt * * For @b other_STM32_devices, this parameter can be any combination of the * following values * @arg RCC_IT_LSIRDY: LSI ready interrupt * @arg RCC_IT_LSERDY: LSE ready interrupt * @arg RCC_IT_HSIRDY: HSI ready interrupt * @arg RCC_IT_HSERDY: HSE ready interrupt * @arg RCC_IT_PLLRDY: PLL ready interrupt * * @param NewState: new state of the specified RCC interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_IT(RCC_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */ *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT; } else { /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */ *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT; } } #ifndef STM32F10X_CL /** * @brief Configures the USB clock (USBCLK). * @param RCC_USBCLKSource: specifies the USB clock source. This clock is * derived from the PLL output. * This parameter can be one of the following values: * @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB * clock source * @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source * @retval None */ void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource) { /* Check the parameters */ assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource)); *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource; } #else /** * @brief Configures the USB OTG FS clock (OTGFSCLK). * This function applies only to STM32 Connectivity line devices. * @param RCC_OTGFSCLKSource: specifies the USB OTG FS clock source. * This clock is derived from the PLL output. * This parameter can be one of the following values: * @arg RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clock source * @arg RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clock source * @retval None */ void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource) { /* Check the parameters */ assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource)); *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource; } #endif /* STM32F10X_CL */ /** * @brief Configures the ADC clock (ADCCLK). * @param RCC_PCLK2: defines the ADC clock divider. This clock is derived from * the APB2 clock (PCLK2). * This parameter can be one of the following values: * @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2 * @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4 * @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6 * @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8 * @retval None */ void RCC_ADCCLKConfig(uint32_t RCC_PCLK2) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_RCC_ADCCLK(RCC_PCLK2)); tmpreg = RCC->CFGR; /* Clear ADCPRE[1:0] bits */ tmpreg &= CFGR_ADCPRE_Reset_Mask; /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */ tmpreg |= RCC_PCLK2; /* Store the new value */ RCC->CFGR = tmpreg; } #ifdef STM32F10X_CL /** * @brief Configures the I2S2 clock source(I2S2CLK). * @note * - This function must be called before enabling I2S2 APB clock. * - This function applies only to STM32 Connectivity line devices. * @param RCC_I2S2CLKSource: specifies the I2S2 clock source. * This parameter can be one of the following values: * @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry * @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry * @retval None */ void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource) { /* Check the parameters */ assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource)); *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource; } /** * @brief Configures the I2S3 clock source(I2S2CLK). * @note * - This function must be called before enabling I2S3 APB clock. * - This function applies only to STM32 Connectivity line devices. * @param RCC_I2S3CLKSource: specifies the I2S3 clock source. * This parameter can be one of the following values: * @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry * @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry * @retval None */ void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource) { /* Check the parameters */ assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource)); *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource; } #endif /* STM32F10X_CL */ /** * @brief Configures the External Low Speed oscillator (LSE). * @param RCC_LSE: specifies the new state of the LSE. * This parameter can be one of the following values: * @arg RCC_LSE_OFF: LSE oscillator OFF * @arg RCC_LSE_ON: LSE oscillator ON * @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock * @retval None */ void RCC_LSEConfig(uint8_t RCC_LSE) { /* Check the parameters */ assert_param(IS_RCC_LSE(RCC_LSE)); /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/ /* Reset LSEON bit */ *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF; /* Reset LSEBYP bit */ *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF; /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */ switch(RCC_LSE) { case RCC_LSE_ON: /* Set LSEON bit */ *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON; break; case RCC_LSE_Bypass: /* Set LSEBYP and LSEON bits */ *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON; break; default: break; } } /** * @brief Enables or disables the Internal Low Speed oscillator (LSI). * @note LSI can not be disabled if the IWDG is running. * @param NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_LSICmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState; } /** * @brief Configures the RTC clock (RTCCLK). * @note Once the RTC clock is selected it can't be changed unless the Backup domain is reset. * @param RCC_RTCCLKSource: specifies the RTC clock source. * This parameter can be one of the following values: * @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock * @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock * @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock * @retval None */ void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource) { /* Check the parameters */ assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource)); /* Select the RTC clock source */ RCC->BDCR |= RCC_RTCCLKSource; } /** * @brief Enables or disables the RTC clock. * @note This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function. * @param NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_RTCCLKCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState; } /** * @brief Returns the frequencies of different on chip clocks. * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold * the clocks frequencies. * @note The result of this function could be not correct when using * fractional value for HSE crystal. * @retval None */ void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks) { uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0; #ifdef STM32F10X_CL uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0; #endif /* STM32F10X_CL */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) uint32_t prediv1factor = 0; #endif /* Get SYSCLK source -------------------------------------------------------*/ tmp = RCC->CFGR & CFGR_SWS_Mask; switch (tmp) { case 0x00: /* HSI used as system clock */ RCC_Clocks->SYSCLK_Frequency = HSI_VALUE; break; case 0x04: /* HSE used as system clock */ RCC_Clocks->SYSCLK_Frequency = HSE_VALUE; break; case 0x08: /* PLL used as system clock */ /* Get PLL clock source and multiplication factor ----------------------*/ pllmull = RCC->CFGR & CFGR_PLLMull_Mask; pllsource = RCC->CFGR & CFGR_PLLSRC_Mask; #ifndef STM32F10X_CL pllmull = ( pllmull >> 18) + 2; if (pllsource == 0x00) {/* HSI oscillator clock divided by 2 selected as PLL clock entry */ RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull; } else { #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1; /* HSE oscillator clock selected as PREDIV1 clock entry */ RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; #else /* HSE selected as PLL clock entry */ if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET) {/* HSE oscillator clock divided by 2 */ RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull; } else { RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull; } #endif } #else pllmull = pllmull >> 18; if (pllmull != 0x0D) { pllmull += 2; } else { /* PLL multiplication factor = PLL input clock * 6.5 */ pllmull = 13 / 2; } if (pllsource == 0x00) {/* HSI oscillator clock divided by 2 selected as PLL clock entry */ RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull; } else {/* PREDIV1 selected as PLL clock entry */ /* Get PREDIV1 clock source and division factor */ prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC; prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1; if (prediv1source == 0) { /* HSE oscillator clock selected as PREDIV1 clock entry */ RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; } else {/* PLL2 clock selected as PREDIV1 clock entry */ /* Get PREDIV2 division factor and PLL2 multiplication factor */ prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1; pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull; } } #endif /* STM32F10X_CL */ break; default: RCC_Clocks->SYSCLK_Frequency = HSI_VALUE; break; } /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/ /* Get HCLK prescaler */ tmp = RCC->CFGR & CFGR_HPRE_Set_Mask; tmp = tmp >> 4; presc = APBAHBPrescTable[tmp]; /* HCLK clock frequency */ RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc; /* Get PCLK1 prescaler */ tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask; tmp = tmp >> 8; presc = APBAHBPrescTable[tmp]; /* PCLK1 clock frequency */ RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc; /* Get PCLK2 prescaler */ tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask; tmp = tmp >> 11; presc = APBAHBPrescTable[tmp]; /* PCLK2 clock frequency */ RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc; /* Get ADCCLK prescaler */ tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask; tmp = tmp >> 14; presc = ADCPrescTable[tmp]; /* ADCCLK clock frequency */ RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc; } /** * @brief Enables or disables the AHB peripheral clock. * @param RCC_AHBPeriph: specifies the AHB peripheral to gates its clock. * * For @b STM32_Connectivity_line_devices, this parameter can be any combination * of the following values: * @arg RCC_AHBPeriph_DMA1 * @arg RCC_AHBPeriph_DMA2 * @arg RCC_AHBPeriph_SRAM * @arg RCC_AHBPeriph_FLITF * @arg RCC_AHBPeriph_CRC * @arg RCC_AHBPeriph_OTG_FS * @arg RCC_AHBPeriph_ETH_MAC * @arg RCC_AHBPeriph_ETH_MAC_Tx * @arg RCC_AHBPeriph_ETH_MAC_Rx * * For @b other_STM32_devices, this parameter can be any combination of the * following values: * @arg RCC_AHBPeriph_DMA1 * @arg RCC_AHBPeriph_DMA2 * @arg RCC_AHBPeriph_SRAM * @arg RCC_AHBPeriph_FLITF * @arg RCC_AHBPeriph_CRC * @arg RCC_AHBPeriph_FSMC * @arg RCC_AHBPeriph_SDIO * * @note SRAM and FLITF clock can be disabled only during sleep mode. * @param NewState: new state of the specified peripheral clock. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RCC->AHBENR |= RCC_AHBPeriph; } else { RCC->AHBENR &= ~RCC_AHBPeriph; } } /** * @brief Enables or disables the High Speed APB (APB2) peripheral clock. * @param RCC_APB2Periph: specifies the APB2 peripheral to gates its clock. * This parameter can be any combination of the following values: * @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB, * RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE, * RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1, * RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1, * RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3, * RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17, * RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11 * @param NewState: new state of the specified peripheral clock. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RCC->APB2ENR |= RCC_APB2Periph; } else { RCC->APB2ENR &= ~RCC_APB2Periph; } } /** * @brief Enables or disables the Low Speed APB (APB1) peripheral clock. * @param RCC_APB1Periph: specifies the APB1 peripheral to gates its clock. * This parameter can be any combination of the following values: * @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4, * RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7, * RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3, * RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, * RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2, * RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP, * RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC, * RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14 * @param NewState: new state of the specified peripheral clock. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RCC->APB1ENR |= RCC_APB1Periph; } else { RCC->APB1ENR &= ~RCC_APB1Periph; } } #ifdef STM32F10X_CL /** * @brief Forces or releases AHB peripheral reset. * @note This function applies only to STM32 Connectivity line devices. * @param RCC_AHBPeriph: specifies the AHB peripheral to reset. * This parameter can be any combination of the following values: * @arg RCC_AHBPeriph_OTG_FS * @arg RCC_AHBPeriph_ETH_MAC * @param NewState: new state of the specified peripheral reset. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RCC->AHBRSTR |= RCC_AHBPeriph; } else { RCC->AHBRSTR &= ~RCC_AHBPeriph; } } #endif /* STM32F10X_CL */ /** * @brief Forces or releases High Speed APB (APB2) peripheral reset. * @param RCC_APB2Periph: specifies the APB2 peripheral to reset. * This parameter can be any combination of the following values: * @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB, * RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE, * RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1, * RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1, * RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3, * RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17, * RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11 * @param NewState: new state of the specified peripheral reset. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RCC->APB2RSTR |= RCC_APB2Periph; } else { RCC->APB2RSTR &= ~RCC_APB2Periph; } } /** * @brief Forces or releases Low Speed APB (APB1) peripheral reset. * @param RCC_APB1Periph: specifies the APB1 peripheral to reset. * This parameter can be any combination of the following values: * @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4, * RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7, * RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3, * RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, * RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2, * RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP, * RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC, * RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14 * @param NewState: new state of the specified peripheral clock. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RCC->APB1RSTR |= RCC_APB1Periph; } else { RCC->APB1RSTR &= ~RCC_APB1Periph; } } /** * @brief Forces or releases the Backup domain reset. * @param NewState: new state of the Backup domain reset. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_BackupResetCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState; } /** * @brief Enables or disables the Clock Security System. * @param NewState: new state of the Clock Security System.. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RCC_ClockSecuritySystemCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState; } /** * @brief Selects the clock source to output on MCO pin. * @param RCC_MCO: specifies the clock source to output. * * For @b STM32_Connectivity_line_devices, this parameter can be one of the * following values: * @arg RCC_MCO_NoClock: No clock selected * @arg RCC_MCO_SYSCLK: System clock selected * @arg RCC_MCO_HSI: HSI oscillator clock selected * @arg RCC_MCO_HSE: HSE oscillator clock selected * @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected * @arg RCC_MCO_PLL2CLK: PLL2 clock selected * @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected * @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected * @arg RCC_MCO_PLL3CLK: PLL3 clock selected * * For @b other_STM32_devices, this parameter can be one of the following values: * @arg RCC_MCO_NoClock: No clock selected * @arg RCC_MCO_SYSCLK: System clock selected * @arg RCC_MCO_HSI: HSI oscillator clock selected * @arg RCC_MCO_HSE: HSE oscillator clock selected * @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected * * @retval None */ void RCC_MCOConfig(uint8_t RCC_MCO) { /* Check the parameters */ assert_param(IS_RCC_MCO(RCC_MCO)); /* Perform Byte access to MCO bits to select the MCO source */ *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO; } /** * @brief Checks whether the specified RCC flag is set or not. * @param RCC_FLAG: specifies the flag to check. * * For @b STM32_Connectivity_line_devices, this parameter can be one of the * following values: * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready * @arg RCC_FLAG_PLLRDY: PLL clock ready * @arg RCC_FLAG_PLL2RDY: PLL2 clock ready * @arg RCC_FLAG_PLL3RDY: PLL3 clock ready * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready * @arg RCC_FLAG_PINRST: Pin reset * @arg RCC_FLAG_PORRST: POR/PDR reset * @arg RCC_FLAG_SFTRST: Software reset * @arg RCC_FLAG_IWDGRST: Independent Watchdog reset * @arg RCC_FLAG_WWDGRST: Window Watchdog reset * @arg RCC_FLAG_LPWRRST: Low Power reset * * For @b other_STM32_devices, this parameter can be one of the following values: * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready * @arg RCC_FLAG_PLLRDY: PLL clock ready * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready * @arg RCC_FLAG_PINRST: Pin reset * @arg RCC_FLAG_PORRST: POR/PDR reset * @arg RCC_FLAG_SFTRST: Software reset * @arg RCC_FLAG_IWDGRST: Independent Watchdog reset * @arg RCC_FLAG_WWDGRST: Window Watchdog reset * @arg RCC_FLAG_LPWRRST: Low Power reset * * @retval The new state of RCC_FLAG (SET or RESET). */ FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG) { uint32_t tmp = 0; uint32_t statusreg = 0; FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_RCC_FLAG(RCC_FLAG)); /* Get the RCC register index */ tmp = RCC_FLAG >> 5; if (tmp == 1) /* The flag to check is in CR register */ { statusreg = RCC->CR; } else if (tmp == 2) /* The flag to check is in BDCR register */ { statusreg = RCC->BDCR; } else /* The flag to check is in CSR register */ { statusreg = RCC->CSR; } /* Get the flag position */ tmp = RCC_FLAG & FLAG_Mask; if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } /* Return the flag status */ return bitstatus; } /** * @brief Clears the RCC reset flags. * @note The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, * RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST * @param None * @retval None */ void RCC_ClearFlag(void) { /* Set RMVF bit to clear the reset flags */ RCC->CSR |= CSR_RMVF_Set; } /** * @brief Checks whether the specified RCC interrupt has occurred or not. * @param RCC_IT: specifies the RCC interrupt source to check. * * For @b STM32_Connectivity_line_devices, this parameter can be one of the * following values: * @arg RCC_IT_LSIRDY: LSI ready interrupt * @arg RCC_IT_LSERDY: LSE ready interrupt * @arg RCC_IT_HSIRDY: HSI ready interrupt * @arg RCC_IT_HSERDY: HSE ready interrupt * @arg RCC_IT_PLLRDY: PLL ready interrupt * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt * @arg RCC_IT_CSS: Clock Security System interrupt * * For @b other_STM32_devices, this parameter can be one of the following values: * @arg RCC_IT_LSIRDY: LSI ready interrupt * @arg RCC_IT_LSERDY: LSE ready interrupt * @arg RCC_IT_HSIRDY: HSI ready interrupt * @arg RCC_IT_HSERDY: HSE ready interrupt * @arg RCC_IT_PLLRDY: PLL ready interrupt * @arg RCC_IT_CSS: Clock Security System interrupt * * @retval The new state of RCC_IT (SET or RESET). */ ITStatus RCC_GetITStatus(uint8_t RCC_IT) { ITStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_RCC_GET_IT(RCC_IT)); /* Check the status of the specified RCC interrupt */ if ((RCC->CIR & RCC_IT) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } /* Return the RCC_IT status */ return bitstatus; } /** * @brief Clears the RCC's interrupt pending bits. * @param RCC_IT: specifies the interrupt pending bit to clear. * * For @b STM32_Connectivity_line_devices, this parameter can be any combination * of the following values: * @arg RCC_IT_LSIRDY: LSI ready interrupt * @arg RCC_IT_LSERDY: LSE ready interrupt * @arg RCC_IT_HSIRDY: HSI ready interrupt * @arg RCC_IT_HSERDY: HSE ready interrupt * @arg RCC_IT_PLLRDY: PLL ready interrupt * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt * @arg RCC_IT_CSS: Clock Security System interrupt * * For @b other_STM32_devices, this parameter can be any combination of the * following values: * @arg RCC_IT_LSIRDY: LSI ready interrupt * @arg RCC_IT_LSERDY: LSE ready interrupt * @arg RCC_IT_HSIRDY: HSI ready interrupt * @arg RCC_IT_HSERDY: HSE ready interrupt * @arg RCC_IT_PLLRDY: PLL ready interrupt * * @arg RCC_IT_CSS: Clock Security System interrupt * @retval None */ void RCC_ClearITPendingBit(uint8_t RCC_IT) { /* Check the parameters */ assert_param(IS_RCC_CLEAR_IT(RCC_IT)); /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits */ *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_rtc.c ================================================ /** ****************************************************************************** * @file stm32f10x_rtc.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the RTC firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_rtc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup RTC * @brief RTC driver modules * @{ */ /** @defgroup RTC_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup RTC_Private_Defines * @{ */ #define RTC_LSB_MASK ((uint32_t)0x0000FFFF) /*!< RTC LSB Mask */ #define PRLH_MSB_MASK ((uint32_t)0x000F0000) /*!< RTC Prescaler MSB Mask */ /** * @} */ /** @defgroup RTC_Private_Macros * @{ */ /** * @} */ /** @defgroup RTC_Private_Variables * @{ */ /** * @} */ /** @defgroup RTC_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup RTC_Private_Functions * @{ */ /** * @brief Enables or disables the specified RTC interrupts. * @param RTC_IT: specifies the RTC interrupts sources to be enabled or disabled. * This parameter can be any combination of the following values: * @arg RTC_IT_OW: Overflow interrupt * @arg RTC_IT_ALR: Alarm interrupt * @arg RTC_IT_SEC: Second interrupt * @param NewState: new state of the specified RTC interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_RTC_IT(RTC_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { RTC->CRH |= RTC_IT; } else { RTC->CRH &= (uint16_t)~RTC_IT; } } /** * @brief Enters the RTC configuration mode. * @param None * @retval None */ void RTC_EnterConfigMode(void) { /* Set the CNF flag to enter in the Configuration Mode */ RTC->CRL |= RTC_CRL_CNF; } /** * @brief Exits from the RTC configuration mode. * @param None * @retval None */ void RTC_ExitConfigMode(void) { /* Reset the CNF flag to exit from the Configuration Mode */ RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); } /** * @brief Gets the RTC counter value. * @param None * @retval RTC counter value. */ uint32_t RTC_GetCounter(void) { uint16_t tmp = 0; tmp = RTC->CNTL; return (((uint32_t)RTC->CNTH << 16 ) | tmp) ; } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /** * @brief Sets the RTC counter value. * @param CounterValue: RTC counter new value. * @retval None */ void RTC_SetCounter(uint32_t CounterValue) { RTC_EnterConfigMode(); /* Set RTC COUNTER MSB word */ RTC->CNTH = CounterValue >> 16; /* Set RTC COUNTER LSB word */ RTC->CNTL = (CounterValue & RTC_LSB_MASK); RTC_ExitConfigMode(); } /** * @brief Sets the RTC prescaler value. * @param PrescalerValue: RTC prescaler new value. * @retval None */ void RTC_SetPrescaler(uint32_t PrescalerValue) { /* Check the parameters */ assert_param(IS_RTC_PRESCALER(PrescalerValue)); RTC_EnterConfigMode(); /* Set RTC PRESCALER MSB word */ RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16; /* Set RTC PRESCALER LSB word */ RTC->PRLL = (PrescalerValue & RTC_LSB_MASK); RTC_ExitConfigMode(); } /** * @brief Sets the RTC alarm value. * @param AlarmValue: RTC alarm new value. * @retval None */ void RTC_SetAlarm(uint32_t AlarmValue) { RTC_EnterConfigMode(); /* Set the ALARM MSB word */ RTC->ALRH = AlarmValue >> 16; /* Set the ALARM LSB word */ RTC->ALRL = (AlarmValue & RTC_LSB_MASK); RTC_ExitConfigMode(); } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /** * @brief Gets the RTC divider value. * @param None * @retval RTC Divider value. */ uint32_t RTC_GetDivider(void) { uint32_t tmp = 0x00; tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16; tmp |= RTC->DIVL; return tmp; } /** * @brief Waits until last write operation on RTC registers has finished. * @note This function must be called before any write to RTC registers. * @param None * @retval None */ void RTC_WaitForLastTask(void) { /* Loop until RTOFF flag is set */ while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET) { } } /** * @brief Waits until the RTC registers (RTC_CNT, RTC_ALR and RTC_PRL) * are synchronized with RTC APB clock. * @note This function must be called before any read operation after an APB reset * or an APB clock stop. * @param None * @retval None */ void RTC_WaitForSynchro(void) { /* Clear RSF flag */ RTC->CRL &= (uint16_t)~RTC_FLAG_RSF; /* Loop until RSF flag is set */ while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET) { } } /** * @brief Checks whether the specified RTC flag is set or not. * @param RTC_FLAG: specifies the flag to check. * This parameter can be one the following values: * @arg RTC_FLAG_RTOFF: RTC Operation OFF flag * @arg RTC_FLAG_RSF: Registers Synchronized flag * @arg RTC_FLAG_OW: Overflow flag * @arg RTC_FLAG_ALR: Alarm flag * @arg RTC_FLAG_SEC: Second flag * @retval The new state of RTC_FLAG (SET or RESET). */ FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the RTC's pending flags. * @param RTC_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * @arg RTC_FLAG_RSF: Registers Synchronized flag. This flag is cleared only after * an APB reset or an APB Clock stop. * @arg RTC_FLAG_OW: Overflow flag * @arg RTC_FLAG_ALR: Alarm flag * @arg RTC_FLAG_SEC: Second flag * @retval None */ void RTC_ClearFlag(uint16_t RTC_FLAG) { /* Check the parameters */ assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); /* Clear the corresponding RTC flag */ RTC->CRL &= (uint16_t)~RTC_FLAG; } /** * @brief Checks whether the specified RTC interrupt has occurred or not. * @param RTC_IT: specifies the RTC interrupts sources to check. * This parameter can be one of the following values: * @arg RTC_IT_OW: Overflow interrupt * @arg RTC_IT_ALR: Alarm interrupt * @arg RTC_IT_SEC: Second interrupt * @retval The new state of the RTC_IT (SET or RESET). */ ITStatus RTC_GetITStatus(uint16_t RTC_IT) { ITStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_RTC_GET_IT(RTC_IT)); bitstatus = (ITStatus)(RTC->CRL & RTC_IT); if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the RTC's interrupt pending bits. * @param RTC_IT: specifies the interrupt pending bit to clear. * This parameter can be any combination of the following values: * @arg RTC_IT_OW: Overflow interrupt * @arg RTC_IT_ALR: Alarm interrupt * @arg RTC_IT_SEC: Second interrupt * @retval None */ void RTC_ClearITPendingBit(uint16_t RTC_IT) { /* Check the parameters */ assert_param(IS_RTC_IT(RTC_IT)); /* Clear the corresponding RTC pending bit */ RTC->CRL &= (uint16_t)~RTC_IT; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_sdio.c ================================================ /** ****************************************************************************** * @file stm32f10x_sdio.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the SDIO firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_sdio.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup SDIO * @brief SDIO driver modules * @{ */ /** @defgroup SDIO_Private_TypesDefinitions * @{ */ /* ------------ SDIO registers bit address in the alias region ----------- */ #define SDIO_OFFSET (SDIO_BASE - PERIPH_BASE) /* --- CLKCR Register ---*/ /* Alias word address of CLKEN bit */ #define CLKCR_OFFSET (SDIO_OFFSET + 0x04) #define CLKEN_BitNumber 0x08 #define CLKCR_CLKEN_BB (PERIPH_BB_BASE + (CLKCR_OFFSET * 32) + (CLKEN_BitNumber * 4)) /* --- CMD Register ---*/ /* Alias word address of SDIOSUSPEND bit */ #define CMD_OFFSET (SDIO_OFFSET + 0x0C) #define SDIOSUSPEND_BitNumber 0x0B #define CMD_SDIOSUSPEND_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (SDIOSUSPEND_BitNumber * 4)) /* Alias word address of ENCMDCOMPL bit */ #define ENCMDCOMPL_BitNumber 0x0C #define CMD_ENCMDCOMPL_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (ENCMDCOMPL_BitNumber * 4)) /* Alias word address of NIEN bit */ #define NIEN_BitNumber 0x0D #define CMD_NIEN_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (NIEN_BitNumber * 4)) /* Alias word address of ATACMD bit */ #define ATACMD_BitNumber 0x0E #define CMD_ATACMD_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (ATACMD_BitNumber * 4)) /* --- DCTRL Register ---*/ /* Alias word address of DMAEN bit */ #define DCTRL_OFFSET (SDIO_OFFSET + 0x2C) #define DMAEN_BitNumber 0x03 #define DCTRL_DMAEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (DMAEN_BitNumber * 4)) /* Alias word address of RWSTART bit */ #define RWSTART_BitNumber 0x08 #define DCTRL_RWSTART_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWSTART_BitNumber * 4)) /* Alias word address of RWSTOP bit */ #define RWSTOP_BitNumber 0x09 #define DCTRL_RWSTOP_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWSTOP_BitNumber * 4)) /* Alias word address of RWMOD bit */ #define RWMOD_BitNumber 0x0A #define DCTRL_RWMOD_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWMOD_BitNumber * 4)) /* Alias word address of SDIOEN bit */ #define SDIOEN_BitNumber 0x0B #define DCTRL_SDIOEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (SDIOEN_BitNumber * 4)) /* ---------------------- SDIO registers bit mask ------------------------ */ /* --- CLKCR Register ---*/ /* CLKCR register clear mask */ #define CLKCR_CLEAR_MASK ((uint32_t)0xFFFF8100) /* --- PWRCTRL Register ---*/ /* SDIO PWRCTRL Mask */ #define PWR_PWRCTRL_MASK ((uint32_t)0xFFFFFFFC) /* --- DCTRL Register ---*/ /* SDIO DCTRL Clear Mask */ #define DCTRL_CLEAR_MASK ((uint32_t)0xFFFFFF08) /* --- CMD Register ---*/ /* CMD Register clear mask */ #define CMD_CLEAR_MASK ((uint32_t)0xFFFFF800) /* SDIO RESP Registers Address */ #define SDIO_RESP_ADDR ((uint32_t)(SDIO_BASE + 0x14)) /** * @} */ /** @defgroup SDIO_Private_Defines * @{ */ /** * @} */ /** @defgroup SDIO_Private_Macros * @{ */ /** * @} */ /** @defgroup SDIO_Private_Variables * @{ */ /** * @} */ /** @defgroup SDIO_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup SDIO_Private_Functions * @{ */ /** * @brief Deinitializes the SDIO peripheral registers to their default reset values. * @param None * @retval None */ void SDIO_DeInit(void) { SDIO->POWER = 0x00000000; SDIO->CLKCR = 0x00000000; SDIO->ARG = 0x00000000; SDIO->CMD = 0x00000000; SDIO->DTIMER = 0x00000000; SDIO->DLEN = 0x00000000; SDIO->DCTRL = 0x00000000; SDIO->ICR = 0x00C007FF; SDIO->MASK = 0x00000000; } /** * @brief Initializes the SDIO peripheral according to the specified * parameters in the SDIO_InitStruct. * @param SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure * that contains the configuration information for the SDIO peripheral. * @retval None */ void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_SDIO_CLOCK_EDGE(SDIO_InitStruct->SDIO_ClockEdge)); assert_param(IS_SDIO_CLOCK_BYPASS(SDIO_InitStruct->SDIO_ClockBypass)); assert_param(IS_SDIO_CLOCK_POWER_SAVE(SDIO_InitStruct->SDIO_ClockPowerSave)); assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide)); assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); /*---------------------------- SDIO CLKCR Configuration ------------------------*/ /* Get the SDIO CLKCR value */ tmpreg = SDIO->CLKCR; /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */ tmpreg &= CLKCR_CLEAR_MASK; /* Set CLKDIV bits according to SDIO_ClockDiv value */ /* Set PWRSAV bit according to SDIO_ClockPowerSave value */ /* Set BYPASS bit according to SDIO_ClockBypass value */ /* Set WIDBUS bits according to SDIO_BusWide value */ /* Set NEGEDGE bits according to SDIO_ClockEdge value */ /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */ tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv | SDIO_InitStruct->SDIO_ClockPowerSave | SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide | SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); /* Write to SDIO CLKCR */ SDIO->CLKCR = tmpreg; } /** * @brief Fills each SDIO_InitStruct member with its default value. * @param SDIO_InitStruct: pointer to an SDIO_InitTypeDef structure which * will be initialized. * @retval None */ void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct) { /* SDIO_InitStruct members default value */ SDIO_InitStruct->SDIO_ClockDiv = 0x00; SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising; SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable; SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable; SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b; SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable; } /** * @brief Enables or disables the SDIO Clock. * @param NewState: new state of the SDIO Clock. This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_ClockCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState; } /** * @brief Sets the power status of the controller. * @param SDIO_PowerState: new state of the Power state. * This parameter can be one of the following values: * @arg SDIO_PowerState_OFF * @arg SDIO_PowerState_ON * @retval None */ void SDIO_SetPowerState(uint32_t SDIO_PowerState) { /* Check the parameters */ assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState)); SDIO->POWER &= PWR_PWRCTRL_MASK; SDIO->POWER |= SDIO_PowerState; } /** * @brief Gets the power status of the controller. * @param None * @retval Power status of the controller. The returned value can * be one of the following: * - 0x00: Power OFF * - 0x02: Power UP * - 0x03: Power ON */ uint32_t SDIO_GetPowerState(void) { return (SDIO->POWER & (~PWR_PWRCTRL_MASK)); } /** * @brief Enables or disables the SDIO interrupts. * @param SDIO_IT: specifies the SDIO interrupt sources to be enabled or disabled. * This parameter can be one or a combination of the following values: * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide * bus mode interrupt * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt * @arg SDIO_IT_TXACT: Data transmit in progress interrupt * @arg SDIO_IT_RXACT: Data receive in progress interrupt * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt * @param NewState: new state of the specified SDIO interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_SDIO_IT(SDIO_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the SDIO interrupts */ SDIO->MASK |= SDIO_IT; } else { /* Disable the SDIO interrupts */ SDIO->MASK &= ~SDIO_IT; } } /** * @brief Enables or disables the SDIO DMA request. * @param NewState: new state of the selected SDIO DMA request. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_DMACmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState; } /** * @brief Initializes the SDIO Command according to the specified * parameters in the SDIO_CmdInitStruct and send the command. * @param SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef * structure that contains the configuration information for the SDIO command. * @retval None */ void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_SDIO_CMD_INDEX(SDIO_CmdInitStruct->SDIO_CmdIndex)); assert_param(IS_SDIO_RESPONSE(SDIO_CmdInitStruct->SDIO_Response)); assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait)); assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM)); /*---------------------------- SDIO ARG Configuration ------------------------*/ /* Set the SDIO Argument value */ SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument; /*---------------------------- SDIO CMD Configuration ------------------------*/ /* Get the SDIO CMD value */ tmpreg = SDIO->CMD; /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */ tmpreg &= CMD_CLEAR_MASK; /* Set CMDINDEX bits according to SDIO_CmdIndex value */ /* Set WAITRESP bits according to SDIO_Response value */ /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */ /* Set CPSMEN bits according to SDIO_CPSM value */ tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM; /* Write to SDIO CMD */ SDIO->CMD = tmpreg; } /** * @brief Fills each SDIO_CmdInitStruct member with its default value. * @param SDIO_CmdInitStruct: pointer to an SDIO_CmdInitTypeDef * structure which will be initialized. * @retval None */ void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct) { /* SDIO_CmdInitStruct members default value */ SDIO_CmdInitStruct->SDIO_Argument = 0x00; SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00; SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No; SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No; SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable; } /** * @brief Returns command index of last command for which response received. * @param None * @retval Returns the command index of the last command response received. */ uint8_t SDIO_GetCommandResponse(void) { return (uint8_t)(SDIO->RESPCMD); } /** * @brief Returns response received from the card for the last command. * @param SDIO_RESP: Specifies the SDIO response register. * This parameter can be one of the following values: * @arg SDIO_RESP1: Response Register 1 * @arg SDIO_RESP2: Response Register 2 * @arg SDIO_RESP3: Response Register 3 * @arg SDIO_RESP4: Response Register 4 * @retval The Corresponding response register value. */ uint32_t SDIO_GetResponse(uint32_t SDIO_RESP) { __IO uint32_t tmp = 0; /* Check the parameters */ assert_param(IS_SDIO_RESP(SDIO_RESP)); tmp = SDIO_RESP_ADDR + SDIO_RESP; return (*(__IO uint32_t *) tmp); } /** * @brief Initializes the SDIO data path according to the specified * parameters in the SDIO_DataInitStruct. * @param SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that * contains the configuration information for the SDIO command. * @retval None */ void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_SDIO_DATA_LENGTH(SDIO_DataInitStruct->SDIO_DataLength)); assert_param(IS_SDIO_BLOCK_SIZE(SDIO_DataInitStruct->SDIO_DataBlockSize)); assert_param(IS_SDIO_TRANSFER_DIR(SDIO_DataInitStruct->SDIO_TransferDir)); assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode)); assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM)); /*---------------------------- SDIO DTIMER Configuration ---------------------*/ /* Set the SDIO Data TimeOut value */ SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut; /*---------------------------- SDIO DLEN Configuration -----------------------*/ /* Set the SDIO DataLength value */ SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength; /*---------------------------- SDIO DCTRL Configuration ----------------------*/ /* Get the SDIO DCTRL value */ tmpreg = SDIO->DCTRL; /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */ tmpreg &= DCTRL_CLEAR_MASK; /* Set DEN bit according to SDIO_DPSM value */ /* Set DTMODE bit according to SDIO_TransferMode value */ /* Set DTDIR bit according to SDIO_TransferDir value */ /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */ tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM; /* Write to SDIO DCTRL */ SDIO->DCTRL = tmpreg; } /** * @brief Fills each SDIO_DataInitStruct member with its default value. * @param SDIO_DataInitStruct: pointer to an SDIO_DataInitTypeDef structure which * will be initialized. * @retval None */ void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct) { /* SDIO_DataInitStruct members default value */ SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF; SDIO_DataInitStruct->SDIO_DataLength = 0x00; SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b; SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard; SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block; SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable; } /** * @brief Returns number of remaining data bytes to be transferred. * @param None * @retval Number of remaining data bytes to be transferred */ uint32_t SDIO_GetDataCounter(void) { return SDIO->DCOUNT; } /** * @brief Read one data word from Rx FIFO. * @param None * @retval Data received */ uint32_t SDIO_ReadData(void) { return SDIO->FIFO; } /** * @brief Write one data word to Tx FIFO. * @param Data: 32-bit data word to write. * @retval None */ void SDIO_WriteData(uint32_t Data) { SDIO->FIFO = Data; } /** * @brief Returns the number of words left to be written to or read from FIFO. * @param None * @retval Remaining number of words. */ uint32_t SDIO_GetFIFOCount(void) { return SDIO->FIFOCNT; } /** * @brief Starts the SD I/O Read Wait operation. * @param NewState: new state of the Start SDIO Read Wait operation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_StartSDIOReadWait(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState; } /** * @brief Stops the SD I/O Read Wait operation. * @param NewState: new state of the Stop SDIO Read Wait operation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_StopSDIOReadWait(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState; } /** * @brief Sets one of the two options of inserting read wait interval. * @param SDIO_ReadWaitMode: SD I/O Read Wait operation mode. * This parameter can be: * @arg SDIO_ReadWaitMode_CLK: Read Wait control by stopping SDIOCLK * @arg SDIO_ReadWaitMode_DATA2: Read Wait control using SDIO_DATA2 * @retval None */ void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode) { /* Check the parameters */ assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode)); *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode; } /** * @brief Enables or disables the SD I/O Mode Operation. * @param NewState: new state of SDIO specific operation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_SetSDIOOperation(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState; } /** * @brief Enables or disables the SD I/O Mode suspend command sending. * @param NewState: new state of the SD I/O Mode suspend command. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_SendSDIOSuspendCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState; } /** * @brief Enables or disables the command completion signal. * @param NewState: new state of command completion signal. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_CommandCompletionCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState; } /** * @brief Enables or disables the CE-ATA interrupt. * @param NewState: new state of CE-ATA interrupt. This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_CEATAITCmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1)); } /** * @brief Sends CE-ATA command (CMD61). * @param NewState: new state of CE-ATA command. This parameter can be: ENABLE or DISABLE. * @retval None */ void SDIO_SendCEATACmd(FunctionalState NewState) { /* Check the parameters */ assert_param(IS_FUNCTIONAL_STATE(NewState)); *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState; } /** * @brief Checks whether the specified SDIO flag is set or not. * @param SDIO_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed) * @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed) * @arg SDIO_FLAG_CTIMEOUT: Command response timeout * @arg SDIO_FLAG_DTIMEOUT: Data timeout * @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error * @arg SDIO_FLAG_RXOVERR: Received FIFO overrun error * @arg SDIO_FLAG_CMDREND: Command response received (CRC check passed) * @arg SDIO_FLAG_CMDSENT: Command sent (no response required) * @arg SDIO_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero) * @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide * bus mode. * @arg SDIO_FLAG_DBCKEND: Data block sent/received (CRC check passed) * @arg SDIO_FLAG_CMDACT: Command transfer in progress * @arg SDIO_FLAG_TXACT: Data transmit in progress * @arg SDIO_FLAG_RXACT: Data receive in progress * @arg SDIO_FLAG_TXFIFOHE: Transmit FIFO Half Empty * @arg SDIO_FLAG_RXFIFOHF: Receive FIFO Half Full * @arg SDIO_FLAG_TXFIFOF: Transmit FIFO full * @arg SDIO_FLAG_RXFIFOF: Receive FIFO full * @arg SDIO_FLAG_TXFIFOE: Transmit FIFO empty * @arg SDIO_FLAG_RXFIFOE: Receive FIFO empty * @arg SDIO_FLAG_TXDAVL: Data available in transmit FIFO * @arg SDIO_FLAG_RXDAVL: Data available in receive FIFO * @arg SDIO_FLAG_SDIOIT: SD I/O interrupt received * @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61 * @retval The new state of SDIO_FLAG (SET or RESET). */ FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_SDIO_FLAG(SDIO_FLAG)); if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the SDIO's pending flags. * @param SDIO_FLAG: specifies the flag to clear. * This parameter can be one or a combination of the following values: * @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed) * @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed) * @arg SDIO_FLAG_CTIMEOUT: Command response timeout * @arg SDIO_FLAG_DTIMEOUT: Data timeout * @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error * @arg SDIO_FLAG_RXOVERR: Received FIFO overrun error * @arg SDIO_FLAG_CMDREND: Command response received (CRC check passed) * @arg SDIO_FLAG_CMDSENT: Command sent (no response required) * @arg SDIO_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero) * @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide * bus mode * @arg SDIO_FLAG_DBCKEND: Data block sent/received (CRC check passed) * @arg SDIO_FLAG_SDIOIT: SD I/O interrupt received * @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61 * @retval None */ void SDIO_ClearFlag(uint32_t SDIO_FLAG) { /* Check the parameters */ assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG)); SDIO->ICR = SDIO_FLAG; } /** * @brief Checks whether the specified SDIO interrupt has occurred or not. * @param SDIO_IT: specifies the SDIO interrupt source to check. * This parameter can be one of the following values: * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide * bus mode interrupt * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt * @arg SDIO_IT_TXACT: Data transmit in progress interrupt * @arg SDIO_IT_RXACT: Data receive in progress interrupt * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt * @retval The new state of SDIO_IT (SET or RESET). */ ITStatus SDIO_GetITStatus(uint32_t SDIO_IT) { ITStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_SDIO_GET_IT(SDIO_IT)); if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the SDIO's interrupt pending bits. * @param SDIO_IT: specifies the interrupt pending bit to clear. * This parameter can be one or a combination of the following values: * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide * bus mode interrupt * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 * @retval None */ void SDIO_ClearITPendingBit(uint32_t SDIO_IT) { /* Check the parameters */ assert_param(IS_SDIO_CLEAR_IT(SDIO_IT)); SDIO->ICR = SDIO_IT; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_spi.c ================================================ /** ****************************************************************************** * @file stm32f10x_spi.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the SPI firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_spi.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup SPI * @brief SPI driver modules * @{ */ /** @defgroup SPI_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup SPI_Private_Defines * @{ */ /* SPI SPE mask */ #define CR1_SPE_Set ((uint16_t)0x0040) #define CR1_SPE_Reset ((uint16_t)0xFFBF) /* I2S I2SE mask */ #define I2SCFGR_I2SE_Set ((uint16_t)0x0400) #define I2SCFGR_I2SE_Reset ((uint16_t)0xFBFF) /* SPI CRCNext mask */ #define CR1_CRCNext_Set ((uint16_t)0x1000) /* SPI CRCEN mask */ #define CR1_CRCEN_Set ((uint16_t)0x2000) #define CR1_CRCEN_Reset ((uint16_t)0xDFFF) /* SPI SSOE mask */ #define CR2_SSOE_Set ((uint16_t)0x0004) #define CR2_SSOE_Reset ((uint16_t)0xFFFB) /* SPI registers Masks */ #define CR1_CLEAR_Mask ((uint16_t)0x3040) #define I2SCFGR_CLEAR_Mask ((uint16_t)0xF040) /* SPI or I2S mode selection masks */ #define SPI_Mode_Select ((uint16_t)0xF7FF) #define I2S_Mode_Select ((uint16_t)0x0800) /* I2S clock source selection masks */ #define I2S2_CLOCK_SRC ((uint32_t)(0x00020000)) #define I2S3_CLOCK_SRC ((uint32_t)(0x00040000)) #define I2S_MUL_MASK ((uint32_t)(0x0000F000)) #define I2S_DIV_MASK ((uint32_t)(0x000000F0)) /** * @} */ /** @defgroup SPI_Private_Macros * @{ */ /** * @} */ /** @defgroup SPI_Private_Variables * @{ */ /** * @} */ /** @defgroup SPI_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup SPI_Private_Functions * @{ */ /** * @brief Deinitializes the SPIx peripheral registers to their default * reset values (Affects also the I2Ss). * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @retval None */ void SPI_I2S_DeInit(SPI_TypeDef* SPIx) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); if (SPIx == SPI1) { /* Enable SPI1 reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE); /* Release SPI1 from reset state */ RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE); } else if (SPIx == SPI2) { /* Enable SPI2 reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE); /* Release SPI2 from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE); } else { if (SPIx == SPI3) { /* Enable SPI3 reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE); /* Release SPI3 from reset state */ RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE); } } } /** * @brief Initializes the SPIx peripheral according to the specified * parameters in the SPI_InitStruct. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param SPI_InitStruct: pointer to a SPI_InitTypeDef structure that * contains the configuration information for the specified SPI peripheral. * @retval None */ void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct) { uint16_t tmpreg = 0; /* check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); /* Check the SPI parameters */ assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction)); assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode)); assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize)); assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL)); assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA)); assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS)); assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler)); assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit)); assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial)); /*---------------------------- SPIx CR1 Configuration ------------------------*/ /* Get the SPIx CR1 value */ tmpreg = SPIx->CR1; /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */ tmpreg &= CR1_CLEAR_Mask; /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler master/salve mode, CPOL and CPHA */ /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */ /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */ /* Set LSBFirst bit according to SPI_FirstBit value */ /* Set BR bits according to SPI_BaudRatePrescaler value */ /* Set CPOL bit according to SPI_CPOL value */ /* Set CPHA bit according to SPI_CPHA value */ tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode | SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit); /* Write to SPIx CR1 */ SPIx->CR1 = tmpreg; /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */ SPIx->I2SCFGR &= SPI_Mode_Select; /*---------------------------- SPIx CRCPOLY Configuration --------------------*/ /* Write to SPIx CRCPOLY */ SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial; } /** * @brief Initializes the SPIx peripheral according to the specified * parameters in the I2S_InitStruct. * @param SPIx: where x can be 2 or 3 to select the SPI peripheral * (configured in I2S mode). * @param I2S_InitStruct: pointer to an I2S_InitTypeDef structure that * contains the configuration information for the specified SPI peripheral * configured in I2S mode. * @note * The function calculates the optimal prescaler needed to obtain the most * accurate audio frequency (depending on the I2S clock source, the PLL values * and the product configuration). But in case the prescaler value is greater * than 511, the default value (0x02) will be configured instead. * * @retval None */ void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct) { uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1; uint32_t tmp = 0; RCC_ClocksTypeDef RCC_Clocks; uint32_t sourceclock = 0; /* Check the I2S parameters */ assert_param(IS_SPI_23_PERIPH(SPIx)); assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode)); assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard)); assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat)); assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput)); assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq)); assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL)); /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/ /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */ SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; SPIx->I2SPR = 0x0002; /* Get the I2SCFGR register value */ tmpreg = SPIx->I2SCFGR; /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/ if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default) { i2sodd = (uint16_t)0; i2sdiv = (uint16_t)2; } /* If the requested audio frequency is not the default, compute the prescaler */ else { /* Check the frame length (For the Prescaler computing) */ if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b) { /* Packet length is 16 bits */ packetlength = 1; } else { /* Packet length is 32 bits */ packetlength = 2; } /* Get the I2S clock source mask depending on the peripheral number */ if(((uint32_t)SPIx) == SPI2_BASE) { /* The mask is relative to I2S2 */ tmp = I2S2_CLOCK_SRC; } else { /* The mask is relative to I2S3 */ tmp = I2S3_CLOCK_SRC; } /* Check the I2S clock source configuration depending on the Device: Only Connectivity line devices have the PLL3 VCO clock */ #ifdef STM32F10X_CL if((RCC->CFGR2 & tmp) != 0) { /* Get the configuration bits of RCC PLL3 multiplier */ tmp = (uint32_t)((RCC->CFGR2 & I2S_MUL_MASK) >> 12); /* Get the value of the PLL3 multiplier */ if((tmp > 5) && (tmp < 15)) { /* Multiplier is between 8 and 14 (value 15 is forbidden) */ tmp += 2; } else { if (tmp == 15) { /* Multiplier is 20 */ tmp = 20; } } /* Get the PREDIV2 value */ sourceclock = (uint32_t)(((RCC->CFGR2 & I2S_DIV_MASK) >> 4) + 1); /* Calculate the Source Clock frequency based on PLL3 and PREDIV2 values */ sourceclock = (uint32_t) ((HSE_Value / sourceclock) * tmp * 2); } else { /* I2S Clock source is System clock: Get System Clock frequency */ RCC_GetClocksFreq(&RCC_Clocks); /* Get the source clock value: based on System Clock value */ sourceclock = RCC_Clocks.SYSCLK_Frequency; } #else /* STM32F10X_HD */ /* I2S Clock source is System clock: Get System Clock frequency */ RCC_GetClocksFreq(&RCC_Clocks); /* Get the source clock value: based on System Clock value */ sourceclock = RCC_Clocks.SYSCLK_Frequency; #endif /* STM32F10X_CL */ /* Compute the Real divider depending on the MCLK output state with a floating point */ if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable) { /* MCLK output is enabled */ tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5); } else { // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wsign-conversion" #endif /* MCLK output is disabled */ tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif } /* Remove the floating point */ tmp = tmp / 10; /* Check the parity of the divider */ i2sodd = (uint16_t)(tmp & (uint16_t)0x0001); /* Compute the i2sdiv prescaler */ i2sdiv = (uint16_t)((tmp - i2sodd) / 2); /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */ i2sodd = (uint16_t) (i2sodd << 8); } /* Test if the divider is 1 or 0 or greater than 0xFF */ if ((i2sdiv < 2) || (i2sdiv > 0xFF)) { /* Set the default values */ i2sdiv = 2; i2sodd = 0; } /* Write to SPIx I2SPR register the computed value */ SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput)); /* Configure the I2S with the SPI_InitStruct values */ tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \ (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \ (uint16_t)I2S_InitStruct->I2S_CPOL)))); /* Write to SPIx I2SCFGR */ SPIx->I2SCFGR = tmpreg; } /** * @brief Fills each SPI_InitStruct member with its default value. * @param SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized. * @retval None */ void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct) { /*--------------- Reset SPI init structure parameters values -----------------*/ /* Initialize the SPI_Direction member */ SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex; /* initialize the SPI_Mode member */ SPI_InitStruct->SPI_Mode = SPI_Mode_Slave; /* initialize the SPI_DataSize member */ SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b; /* Initialize the SPI_CPOL member */ SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low; /* Initialize the SPI_CPHA member */ SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge; /* Initialize the SPI_NSS member */ SPI_InitStruct->SPI_NSS = SPI_NSS_Hard; /* Initialize the SPI_BaudRatePrescaler member */ SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2; /* Initialize the SPI_FirstBit member */ SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB; /* Initialize the SPI_CRCPolynomial member */ SPI_InitStruct->SPI_CRCPolynomial = 7; } /** * @brief Fills each I2S_InitStruct member with its default value. * @param I2S_InitStruct : pointer to a I2S_InitTypeDef structure which will be initialized. * @retval None */ void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct) { /*--------------- Reset I2S init structure parameters values -----------------*/ /* Initialize the I2S_Mode member */ I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx; /* Initialize the I2S_Standard member */ I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips; /* Initialize the I2S_DataFormat member */ I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b; /* Initialize the I2S_MCLKOutput member */ I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable; /* Initialize the I2S_AudioFreq member */ I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default; /* Initialize the I2S_CPOL member */ I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low; } /** * @brief Enables or disables the specified SPI peripheral. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param NewState: new state of the SPIx peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected SPI peripheral */ SPIx->CR1 |= CR1_SPE_Set; } else { /* Disable the selected SPI peripheral */ SPIx->CR1 &= CR1_SPE_Reset; } } /** * @brief Enables or disables the specified SPI peripheral (in I2S mode). * @param SPIx: where x can be 2 or 3 to select the SPI peripheral. * @param NewState: new state of the SPIx peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_SPI_23_PERIPH(SPIx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected SPI peripheral (in I2S mode) */ SPIx->I2SCFGR |= I2SCFGR_I2SE_Set; } else { /* Disable the selected SPI peripheral (in I2S mode) */ SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset; } } /** * @brief Enables or disables the specified SPI/I2S interrupts. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * - 2 or 3 in I2S mode * @param SPI_I2S_IT: specifies the SPI/I2S interrupt source to be enabled or disabled. * This parameter can be one of the following values: * @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask * @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask * @arg SPI_I2S_IT_ERR: Error interrupt mask * @param NewState: new state of the specified SPI/I2S interrupt. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState) { uint16_t itpos = 0, itmask = 0 ; /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT)); /* Get the SPI/I2S IT index */ itpos = SPI_I2S_IT >> 4; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Set the IT mask */ itmask = (uint16_t)1 << (uint16_t)itpos; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif if (NewState != DISABLE) { /* Enable the selected SPI/I2S interrupt */ SPIx->CR2 |= itmask; } else { /* Disable the selected SPI/I2S interrupt */ SPIx->CR2 &= (uint16_t)~itmask; } } /** * @brief Enables or disables the SPIx/I2Sx DMA interface. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * - 2 or 3 in I2S mode * @param SPI_I2S_DMAReq: specifies the SPI/I2S DMA transfer request to be enabled or disabled. * This parameter can be any combination of the following values: * @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request * @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request * @param NewState: new state of the selected SPI/I2S DMA transfer request. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq)); if (NewState != DISABLE) { /* Enable the selected SPI/I2S DMA requests */ SPIx->CR2 |= SPI_I2S_DMAReq; } else { /* Disable the selected SPI/I2S DMA requests */ SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq; } } /** * @brief Transmits a Data through the SPIx/I2Sx peripheral. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * - 2 or 3 in I2S mode * @param Data : Data to be transmitted. * @retval None */ void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); /* Write in the DR register the data to be sent */ SPIx->DR = Data; } /** * @brief Returns the most recent received data by the SPIx/I2Sx peripheral. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * - 2 or 3 in I2S mode * @retval The value of the received data. */ uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); /* Return the data in the DR register */ return SPIx->DR; } /** * @brief Configures internally by software the NSS pin for the selected SPI. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param SPI_NSSInternalSoft: specifies the SPI NSS internal state. * This parameter can be one of the following values: * @arg SPI_NSSInternalSoft_Set: Set NSS pin internally * @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally * @retval None */ void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft)); if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset) { /* Set NSS pin internally by software */ SPIx->CR1 |= SPI_NSSInternalSoft_Set; } else { /* Reset NSS pin internally by software */ SPIx->CR1 &= SPI_NSSInternalSoft_Reset; } } /** * @brief Enables or disables the SS output for the selected SPI. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param NewState: new state of the SPIx SS output. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected SPI SS output */ SPIx->CR2 |= CR2_SSOE_Set; } else { /* Disable the selected SPI SS output */ SPIx->CR2 &= CR2_SSOE_Reset; } } /** * @brief Configures the data size for the selected SPI. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param SPI_DataSize: specifies the SPI data size. * This parameter can be one of the following values: * @arg SPI_DataSize_16b: Set data frame format to 16bit * @arg SPI_DataSize_8b: Set data frame format to 8bit * @retval None */ void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_DATASIZE(SPI_DataSize)); /* Clear DFF bit */ SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b; /* Set new DFF bit value */ SPIx->CR1 |= SPI_DataSize; } /** * @brief Transmit the SPIx CRC value. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @retval None */ void SPI_TransmitCRC(SPI_TypeDef* SPIx) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); /* Enable the selected SPI CRC transmission */ SPIx->CR1 |= CR1_CRCNext_Set; } /** * @brief Enables or disables the CRC value calculation of the transferred bytes. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param NewState: new state of the SPIx CRC value calculation. * This parameter can be: ENABLE or DISABLE. * @retval None */ void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected SPI CRC calculation */ SPIx->CR1 |= CR1_CRCEN_Set; } else { /* Disable the selected SPI CRC calculation */ SPIx->CR1 &= CR1_CRCEN_Reset; } } /** * @brief Returns the transmit or the receive CRC register value for the specified SPI. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param SPI_CRC: specifies the CRC register to be read. * This parameter can be one of the following values: * @arg SPI_CRC_Tx: Selects Tx CRC register * @arg SPI_CRC_Rx: Selects Rx CRC register * @retval The selected CRC register value.. */ uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC) { uint16_t crcreg = 0; /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_CRC(SPI_CRC)); if (SPI_CRC != SPI_CRC_Rx) { /* Get the Tx CRC register */ crcreg = SPIx->TXCRCR; } else { /* Get the Rx CRC register */ crcreg = SPIx->RXCRCR; } /* Return the selected CRC register */ return crcreg; } /** * @brief Returns the CRC Polynomial register value for the specified SPI. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @retval The CRC Polynomial register value. */ uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); /* Return the CRC polynomial register */ return SPIx->CRCPR; } /** * @brief Selects the data transfer direction in bi-directional mode for the specified SPI. * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral. * @param SPI_Direction: specifies the data transfer direction in bi-directional mode. * This parameter can be one of the following values: * @arg SPI_Direction_Tx: Selects Tx transmission direction * @arg SPI_Direction_Rx: Selects Rx receive direction * @retval None */ void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_DIRECTION(SPI_Direction)); if (SPI_Direction == SPI_Direction_Tx) { /* Set the Tx only mode */ SPIx->CR1 |= SPI_Direction_Tx; } else { /* Set the Rx only mode */ SPIx->CR1 &= SPI_Direction_Rx; } } /** * @brief Checks whether the specified SPI/I2S flag is set or not. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * - 2 or 3 in I2S mode * @param SPI_I2S_FLAG: specifies the SPI/I2S flag to check. * This parameter can be one of the following values: * @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag. * @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag. * @arg SPI_I2S_FLAG_BSY: Busy flag. * @arg SPI_I2S_FLAG_OVR: Overrun flag. * @arg SPI_FLAG_MODF: Mode Fault flag. * @arg SPI_FLAG_CRCERR: CRC Error flag. * @arg I2S_FLAG_UDR: Underrun Error flag. * @arg I2S_FLAG_CHSIDE: Channel Side flag. * @retval The new state of SPI_I2S_FLAG (SET or RESET). */ FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG)); /* Check the status of the specified SPI/I2S flag */ if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET) { /* SPI_I2S_FLAG is set */ bitstatus = SET; } else { /* SPI_I2S_FLAG is reset */ bitstatus = RESET; } /* Return the SPI_I2S_FLAG status */ return bitstatus; } /** * @brief Clears the SPIx CRC Error (CRCERR) flag. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * @param SPI_I2S_FLAG: specifies the SPI flag to clear. * This function clears only CRCERR flag. * @note * - OVR (OverRun error) flag is cleared by software sequence: a read * operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by a read * operation to SPI_SR register (SPI_I2S_GetFlagStatus()). * - UDR (UnderRun error) flag is cleared by a read operation to * SPI_SR register (SPI_I2S_GetFlagStatus()). * - MODF (Mode Fault) flag is cleared by software sequence: a read/write * operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a * write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI). * @retval None */ void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG) { /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG)); /* Clear the selected SPI CRC Error (CRCERR) flag */ SPIx->SR = (uint16_t)~SPI_I2S_FLAG; } /** * @brief Checks whether the specified SPI/I2S interrupt has occurred or not. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * - 2 or 3 in I2S mode * @param SPI_I2S_IT: specifies the SPI/I2S interrupt source to check. * This parameter can be one of the following values: * @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt. * @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt. * @arg SPI_I2S_IT_OVR: Overrun interrupt. * @arg SPI_IT_MODF: Mode Fault interrupt. * @arg SPI_IT_CRCERR: CRC Error interrupt. * @arg I2S_IT_UDR: Underrun Error interrupt. * @retval The new state of SPI_I2S_IT (SET or RESET). */ ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT) { ITStatus bitstatus = RESET; uint16_t itpos = 0, itmask = 0, enablestatus = 0; /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT)); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Get the SPI/I2S IT index */ itpos = (uint16_t)(0x01u << (SPI_I2S_IT & 0x0F)); /* Get the SPI/I2S IT mask */ itmask = SPI_I2S_IT >> 4; /* Set the IT mask */ itmask = 0x01 << itmask; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /* Get the SPI_I2S_IT enable bit status */ enablestatus = (SPIx->CR2 & itmask) ; /* Check the status of the specified SPI/I2S interrupt */ if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus) { /* SPI_I2S_IT is set */ bitstatus = SET; } else { /* SPI_I2S_IT is reset */ bitstatus = RESET; } /* Return the SPI_I2S_IT status */ return bitstatus; } /** * @brief Clears the SPIx CRC Error (CRCERR) interrupt pending bit. * @param SPIx: where x can be * - 1, 2 or 3 in SPI mode * @param SPI_I2S_IT: specifies the SPI interrupt pending bit to clear. * This function clears only CRCERR interrupt pending bit. * @note * - OVR (OverRun Error) interrupt pending bit is cleared by software * sequence: a read operation to SPI_DR register (SPI_I2S_ReceiveData()) * followed by a read operation to SPI_SR register (SPI_I2S_GetITStatus()). * - UDR (UnderRun Error) interrupt pending bit is cleared by a read * operation to SPI_SR register (SPI_I2S_GetITStatus()). * - MODF (Mode Fault) interrupt pending bit is cleared by software sequence: * a read/write operation to SPI_SR register (SPI_I2S_GetITStatus()) * followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable * the SPI). * @retval None */ void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT) { uint16_t itpos = 0; /* Check the parameters */ assert_param(IS_SPI_ALL_PERIPH(SPIx)); assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT)); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Get the SPI IT index */ itpos = (uint16_t)(0x01 << (SPI_I2S_IT & 0x0F)); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */ SPIx->SR = (uint16_t)~itpos; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_tim.c ================================================ /** ****************************************************************************** * @file stm32f10x_tim.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the TIM firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_tim.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup TIM * @brief TIM driver modules * @{ */ /** @defgroup TIM_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup TIM_Private_Defines * @{ */ /* ---------------------- TIM registers bit mask ------------------------ */ #define SMCR_ETR_Mask ((uint16_t)0x00FF) #define CCMR_Offset ((uint16_t)0x0018) #define CCER_CCE_Set ((uint16_t)0x0001) #define CCER_CCNE_Set ((uint16_t)0x0004) /** * @} */ /** @defgroup TIM_Private_Macros * @{ */ /** * @} */ /** @defgroup TIM_Private_Variables * @{ */ /** * @} */ /** @defgroup TIM_Private_FunctionPrototypes * @{ */ static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter); static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter); static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter); static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter); /** * @} */ /** @defgroup TIM_Private_Macros * @{ */ /** * @} */ /** @defgroup TIM_Private_Variables * @{ */ /** * @} */ /** @defgroup TIM_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup TIM_Private_Functions * @{ */ /** * @brief Deinitializes the TIMx peripheral registers to their default reset values. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @retval None */ void TIM_DeInit(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); if (TIMx == TIM1) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE); } else if (TIMx == TIM2) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE); } else if (TIMx == TIM3) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE); } else if (TIMx == TIM4) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE); } else if (TIMx == TIM5) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE); } else if (TIMx == TIM6) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE); } else if (TIMx == TIM7) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE); } else if (TIMx == TIM8) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE); } else if (TIMx == TIM9) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE); } else if (TIMx == TIM10) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE); } else if (TIMx == TIM11) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE); } else if (TIMx == TIM12) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE); } else if (TIMx == TIM13) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE); } else if (TIMx == TIM14) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); } else if (TIMx == TIM15) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE); } else if (TIMx == TIM16) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE); } else { if (TIMx == TIM17) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE); } } } /** * @brief Initializes the TIMx Time Base Unit peripheral according to * the specified parameters in the TIM_TimeBaseInitStruct. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef * structure that contains the configuration information for the * specified TIM peripheral. * @retval None */ void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct) { uint16_t tmpcr1 = 0; /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode)); assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision)); tmpcr1 = TIMx->CR1; if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)|| (TIMx == TIM4) || (TIMx == TIM5)) { /* Select the Counter Mode */ tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS))); tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode; } if((TIMx != TIM6) && (TIMx != TIM7)) { /* Set the clock division */ tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD)); tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision; } TIMx->CR1 = tmpcr1; /* Set the Autoreload value */ TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ; /* Set the Prescaler value */ TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler; if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17)) { /* Set the Repetition Counter value */ TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter; } /* Generate an update event to reload the Prescaler and the Repetition counter values immediately */ TIMx->EGR = TIM_PSCReloadMode_Immediate; } /** * @brief Initializes the TIMx Channel1 according to the specified * parameters in the TIM_OCInitStruct. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure * that contains the configuration information for the specified TIM peripheral. * @retval None */ void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) { uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); /* Disable the Channel 1: Reset the CC1E Bit */ TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E); /* Get the TIMx CCER register value */ tmpccer = TIMx->CCER; /* Get the TIMx CR2 register value */ tmpcr2 = TIMx->CR2; /* Get the TIMx CCMR1 register value */ tmpccmrx = TIMx->CCMR1; /* Reset the Output Compare Mode Bits */ tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M)); tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S)); /* Select the Output Compare Mode */ tmpccmrx |= TIM_OCInitStruct->TIM_OCMode; /* Reset the Output Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P)); /* Set the Output Compare Polarity */ tmpccer |= TIM_OCInitStruct->TIM_OCPolarity; /* Set the Output State */ tmpccer |= TIM_OCInitStruct->TIM_OutputState; if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16)|| (TIMx == TIM17)) { assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState)); assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity)); assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState)); assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); /* Reset the Output N Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP)); /* Set the Output N Polarity */ tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity; /* Reset the Output N State */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE)); /* Set the Output N State */ tmpccer |= TIM_OCInitStruct->TIM_OutputNState; /* Reset the Output Compare and Output Compare N IDLE State */ tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1)); tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N)); /* Set the Output Idle state */ tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; /* Set the Output N Idle state */ tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState; } /* Write to TIMx CR2 */ TIMx->CR2 = tmpcr2; /* Write to TIMx CCMR1 */ TIMx->CCMR1 = tmpccmrx; /* Set the Capture Compare Register value */ TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; /* Write to TIMx CCER */ TIMx->CCER = tmpccer; } /** * @brief Initializes the TIMx Channel2 according to the specified * parameters in the TIM_OCInitStruct. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select * the TIM peripheral. * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure * that contains the configuration information for the specified TIM peripheral. * @retval None */ void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) { uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); /* Disable the Channel 2: Reset the CC2E Bit */ TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E)); /* Get the TIMx CCER register value */ tmpccer = TIMx->CCER; /* Get the TIMx CR2 register value */ tmpcr2 = TIMx->CR2; /* Get the TIMx CCMR1 register value */ tmpccmrx = TIMx->CCMR1; /* Reset the Output Compare mode and Capture/Compare selection Bits */ tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M)); tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)); /* Select the Output Compare Mode */ tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8); /* Reset the Output Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P)); /* Set the Output Compare Polarity */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4); /* Set the Output State */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); if((TIMx == TIM1) || (TIMx == TIM8)) { assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState)); assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity)); assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState)); assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); /* Reset the Output N Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP)); /* Set the Output N Polarity */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4); /* Reset the Output N State */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE)); /* Set the Output N State */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4); /* Reset the Output Compare and Output Compare N IDLE State */ tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2)); tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N)); /* Set the Output Idle state */ tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); /* Set the Output N Idle state */ tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2); } /* Write to TIMx CR2 */ TIMx->CR2 = tmpcr2; /* Write to TIMx CCMR1 */ TIMx->CCMR1 = tmpccmrx; /* Set the Capture Compare Register value */ TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse; /* Write to TIMx CCER */ TIMx->CCER = tmpccer; } /** * @brief Initializes the TIMx Channel3 according to the specified * parameters in the TIM_OCInitStruct. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure * that contains the configuration information for the specified TIM peripheral. * @retval None */ void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) { uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); /* Disable the Channel 2: Reset the CC2E Bit */ TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E)); /* Get the TIMx CCER register value */ tmpccer = TIMx->CCER; /* Get the TIMx CR2 register value */ tmpcr2 = TIMx->CR2; /* Get the TIMx CCMR2 register value */ tmpccmrx = TIMx->CCMR2; /* Reset the Output Compare mode and Capture/Compare selection Bits */ tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M)); tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S)); /* Select the Output Compare Mode */ tmpccmrx |= TIM_OCInitStruct->TIM_OCMode; /* Reset the Output Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P)); /* Set the Output Compare Polarity */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8); /* Set the Output State */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); if((TIMx == TIM1) || (TIMx == TIM8)) { assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState)); assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity)); assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState)); assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); /* Reset the Output N Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP)); /* Set the Output N Polarity */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8); /* Reset the Output N State */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE)); /* Set the Output N State */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8); /* Reset the Output Compare and Output Compare N IDLE State */ tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3)); tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N)); /* Set the Output Idle state */ tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); /* Set the Output N Idle state */ tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4); } /* Write to TIMx CR2 */ TIMx->CR2 = tmpcr2; /* Write to TIMx CCMR2 */ TIMx->CCMR2 = tmpccmrx; /* Set the Capture Compare Register value */ TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse; /* Write to TIMx CCER */ TIMx->CCER = tmpccer; } /** * @brief Initializes the TIMx Channel4 according to the specified * parameters in the TIM_OCInitStruct. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure * that contains the configuration information for the specified TIM peripheral. * @retval None */ void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) { uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); /* Disable the Channel 2: Reset the CC4E Bit */ TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E)); /* Get the TIMx CCER register value */ tmpccer = TIMx->CCER; /* Get the TIMx CR2 register value */ tmpcr2 = TIMx->CR2; /* Get the TIMx CCMR2 register value */ tmpccmrx = TIMx->CCMR2; /* Reset the Output Compare mode and Capture/Compare selection Bits */ tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M)); tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S)); /* Select the Output Compare Mode */ tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8); /* Reset the Output Polarity level */ tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P)); /* Set the Output Compare Polarity */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12); /* Set the Output State */ tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); if((TIMx == TIM1) || (TIMx == TIM8)) { assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); /* Reset the Output Compare IDLE State */ tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4)); /* Set the Output Idle state */ tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); } /* Write to TIMx CR2 */ TIMx->CR2 = tmpcr2; /* Write to TIMx CCMR2 */ TIMx->CCMR2 = tmpccmrx; /* Set the Capture Compare Register value */ TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse; /* Write to TIMx CCER */ TIMx->CCER = tmpccer; } /** * @brief Initializes the TIM peripheral according to the specified * parameters in the TIM_ICInitStruct. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure * that contains the configuration information for the specified TIM peripheral. * @retval None */ void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct) { /* Check the parameters */ assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel)); assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection)); assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler)); assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter)); if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||(TIMx == TIM5)) { assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity)); } else { assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity)); } if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1) { assert_param(IS_TIM_LIST8_PERIPH(TIMx)); /* TI1 Configuration */ TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); } else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2) { assert_param(IS_TIM_LIST6_PERIPH(TIMx)); /* TI2 Configuration */ TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); } else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3) { assert_param(IS_TIM_LIST3_PERIPH(TIMx)); /* TI3 Configuration */ TI3_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); } else { assert_param(IS_TIM_LIST3_PERIPH(TIMx)); /* TI4 Configuration */ TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); } } /** * @brief Configures the TIM peripheral according to the specified * parameters in the TIM_ICInitStruct to measure an external PWM signal. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure * that contains the configuration information for the specified TIM peripheral. * @retval None */ void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct) { uint16_t icoppositepolarity = TIM_ICPolarity_Rising; uint16_t icoppositeselection = TIM_ICSelection_DirectTI; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); /* Select the Opposite Input Polarity */ if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising) { icoppositepolarity = TIM_ICPolarity_Falling; } else { icoppositepolarity = TIM_ICPolarity_Rising; } /* Select the Opposite Input */ if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI) { icoppositeselection = TIM_ICSelection_IndirectTI; } else { icoppositeselection = TIM_ICSelection_DirectTI; } if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1) { /* TI1 Configuration */ TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); /* TI2 Configuration */ TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); } else { /* TI2 Configuration */ TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); /* TI1 Configuration */ TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter); /* Set the Input Capture Prescaler value */ TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); } } /** * @brief Configures the: Break feature, dead time, Lock level, the OSSI, * the OSSR State and the AOE(automatic output enable). * @param TIMx: where x can be 1 or 8 to select the TIM * @param TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that * contains the BDTR Register configuration information for the TIM peripheral. * @retval None */ void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct) { /* Check the parameters */ assert_param(IS_TIM_LIST2_PERIPH(TIMx)); assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState)); assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState)); assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel)); assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break)); assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity)); assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput)); /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State, the OSSI State, the dead time value and the Automatic Output Enable Bit */ TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState | TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime | TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity | TIM_BDTRInitStruct->TIM_AutomaticOutput; } /** * @brief Fills each TIM_TimeBaseInitStruct member with its default value. * @param TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef * structure which will be initialized. * @retval None */ void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct) { /* Set the default configuration */ TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF; TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000; TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1; TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up; TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000; } /** * @brief Fills each TIM_OCInitStruct member with its default value. * @param TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will * be initialized. * @retval None */ void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct) { /* Set the default configuration */ TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing; TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable; TIM_OCInitStruct->TIM_Pulse = 0x0000; TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High; TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High; TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset; } /** * @brief Fills each TIM_ICInitStruct member with its default value. * @param TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will * be initialized. * @retval None */ void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct) { /* Set the default configuration */ TIM_ICInitStruct->TIM_Channel = TIM_Channel_1; TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising; TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI; TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1; TIM_ICInitStruct->TIM_ICFilter = 0x00; } /** * @brief Fills each TIM_BDTRInitStruct member with its default value. * @param TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which * will be initialized. * @retval None */ void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct) { /* Set the default configuration */ TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable; TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable; TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF; TIM_BDTRInitStruct->TIM_DeadTime = 0x00; TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable; TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low; TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable; } /** * @brief Enables or disables the specified TIM peripheral. * @param TIMx: where x can be 1 to 17 to select the TIMx peripheral. * @param NewState: new state of the TIMx peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the TIM Counter */ TIMx->CR1 |= TIM_CR1_CEN; } else { /* Disable the TIM Counter */ TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN)); } } /** * @brief Enables or disables the TIM peripheral Main Outputs. * @param TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral. * @param NewState: new state of the TIM peripheral Main Outputs. * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_LIST2_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the TIM Main Output */ TIMx->BDTR |= TIM_BDTR_MOE; } else { /* Disable the TIM Main Output */ TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE)); } } /** * @brief Enables or disables the specified TIM interrupts. * @param TIMx: where x can be 1 to 17 to select the TIMx peripheral. * @param TIM_IT: specifies the TIM interrupts sources to be enabled or disabled. * This parameter can be any combination of the following values: * @arg TIM_IT_Update: TIM update Interrupt source * @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source * @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source * @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source * @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source * @arg TIM_IT_COM: TIM Commutation Interrupt source * @arg TIM_IT_Trigger: TIM Trigger Interrupt source * @arg TIM_IT_Break: TIM Break Interrupt source * @note * - TIM6 and TIM7 can only generate an update interrupt. * - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1, * TIM_IT_CC2 or TIM_IT_Trigger. * - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1. * - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. * - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. * @param NewState: new state of the TIM interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_IT(TIM_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the Interrupt sources */ TIMx->DIER |= TIM_IT; } else { /* Disable the Interrupt sources */ TIMx->DIER &= (uint16_t)~TIM_IT; } } /** * @brief Configures the TIMx event to be generate by software. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_EventSource: specifies the event source. * This parameter can be one or more of the following values: * @arg TIM_EventSource_Update: Timer update Event source * @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source * @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source * @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source * @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source * @arg TIM_EventSource_COM: Timer COM event source * @arg TIM_EventSource_Trigger: Timer Trigger Event source * @arg TIM_EventSource_Break: Timer Break event source * @note * - TIM6 and TIM7 can only generate an update event. * - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8. * @retval None */ void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource)); /* Set the event sources */ TIMx->EGR = TIM_EventSource; } /** * @brief Configures the TIMx's DMA interface. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 15, 16 or 17 to select * the TIM peripheral. * @param TIM_DMABase: DMA Base address. * This parameter can be one of the following values: * @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR, * TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR, * TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER, * TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR, * TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2, * TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR, * TIM_DMABase_DCR. * @param TIM_DMABurstLength: DMA Burst length. * This parameter can be one value between: * TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers. * @retval None */ void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength) { /* Check the parameters */ assert_param(IS_TIM_LIST4_PERIPH(TIMx)); assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength)); /* Set the DMA Base and the DMA Burst Length */ TIMx->DCR = TIM_DMABase | TIM_DMABurstLength; } /** * @brief Enables or disables the TIMx's DMA Requests. * @param TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 * to select the TIM peripheral. * @param TIM_DMASource: specifies the DMA Request sources. * This parameter can be any combination of the following values: * @arg TIM_DMA_Update: TIM update Interrupt source * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source * @arg TIM_DMA_COM: TIM Commutation DMA source * @arg TIM_DMA_Trigger: TIM Trigger DMA source * @param NewState: new state of the DMA Request sources. * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_LIST9_PERIPH(TIMx)); assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the DMA sources */ TIMx->DIER |= TIM_DMASource; } else { /* Disable the DMA sources */ TIMx->DIER &= (uint16_t)~TIM_DMASource; } } /** * @brief Configures the TIMx internal Clock * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 * to select the TIM peripheral. * @retval None */ void TIM_InternalClockConfig(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); /* Disable slave mode to clock the prescaler directly with the internal clock */ TIMx->SMCR &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS)); } /** * @brief Configures the TIMx Internal Trigger as External Clock * @param TIMx: where x can be 1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral. * @param TIM_ITRSource: Trigger source. * This parameter can be one of the following values: * @param TIM_TS_ITR0: Internal Trigger 0 * @param TIM_TS_ITR1: Internal Trigger 1 * @param TIM_TS_ITR2: Internal Trigger 2 * @param TIM_TS_ITR3: Internal Trigger 3 * @retval None */ void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource)); /* Select the Internal Trigger */ TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource); /* Select the External clock mode1 */ TIMx->SMCR |= TIM_SlaveMode_External1; } /** * @brief Configures the TIMx Trigger as External Clock * @param TIMx: where x can be 1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral. * @param TIM_TIxExternalCLKSource: Trigger source. * This parameter can be one of the following values: * @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector * @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1 * @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2 * @param TIM_ICPolarity: specifies the TIx Polarity. * This parameter can be one of the following values: * @arg TIM_ICPolarity_Rising * @arg TIM_ICPolarity_Falling * @param ICFilter : specifies the filter value. * This parameter must be a value between 0x0 and 0xF. * @retval None */ void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource)); assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity)); assert_param(IS_TIM_IC_FILTER(ICFilter)); /* Configure the Timer Input Clock Source */ if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2) { TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter); } else { TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter); } /* Select the Trigger source */ TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource); /* Select the External clock mode1 */ TIMx->SMCR |= TIM_SlaveMode_External1; } /** * @brief Configures the External clock Mode1 * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ExtTRGPrescaler: The external Trigger Prescaler. * This parameter can be one of the following values: * @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. * @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. * @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. * @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. * @param TIM_ExtTRGPolarity: The external Trigger Polarity. * This parameter can be one of the following values: * @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active. * @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. * @param ExtTRGFilter: External Trigger Filter. * This parameter must be a value between 0x00 and 0x0F * @retval None */ void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter) { uint16_t tmpsmcr = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler)); assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity)); assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter)); /* Configure the ETR Clock source */ TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter); /* Get the TIMx SMCR register value */ tmpsmcr = TIMx->SMCR; /* Reset the SMS Bits */ tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS)); /* Select the External clock mode1 */ tmpsmcr |= TIM_SlaveMode_External1; /* Select the Trigger selection : ETRF */ tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS)); tmpsmcr |= TIM_TS_ETRF; /* Write to TIMx SMCR */ TIMx->SMCR = tmpsmcr; } /** * @brief Configures the External clock Mode2 * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ExtTRGPrescaler: The external Trigger Prescaler. * This parameter can be one of the following values: * @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. * @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. * @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. * @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. * @param TIM_ExtTRGPolarity: The external Trigger Polarity. * This parameter can be one of the following values: * @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active. * @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. * @param ExtTRGFilter: External Trigger Filter. * This parameter must be a value between 0x00 and 0x0F * @retval None */ void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler)); assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity)); assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter)); /* Configure the ETR Clock source */ TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter); /* Enable the External clock mode2 */ TIMx->SMCR |= TIM_SMCR_ECE; } /** * @brief Configures the TIMx External Trigger (ETR). * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ExtTRGPrescaler: The external Trigger Prescaler. * This parameter can be one of the following values: * @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. * @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. * @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. * @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. * @param TIM_ExtTRGPolarity: The external Trigger Polarity. * This parameter can be one of the following values: * @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active. * @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. * @param ExtTRGFilter: External Trigger Filter. * This parameter must be a value between 0x00 and 0x0F * @retval None */ void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter) { uint16_t tmpsmcr = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler)); assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity)); assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter)); tmpsmcr = TIMx->SMCR; /* Reset the ETR Bits */ tmpsmcr &= SMCR_ETR_Mask; /* Set the Prescaler, the Filter value and the Polarity */ tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8))); /* Write to TIMx SMCR */ TIMx->SMCR = tmpsmcr; } /** * @brief Configures the TIMx Prescaler. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param Prescaler: specifies the Prescaler Register value * @param TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode * This parameter can be one of the following values: * @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event. * @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately. * @retval None */ void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode)); /* Set the Prescaler value */ TIMx->PSC = Prescaler; /* Set or reset the UG Bit */ TIMx->EGR = TIM_PSCReloadMode; } /** * @brief Specifies the TIMx Counter Mode to be used. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_CounterMode: specifies the Counter Mode to be used * This parameter can be one of the following values: * @arg TIM_CounterMode_Up: TIM Up Counting Mode * @arg TIM_CounterMode_Down: TIM Down Counting Mode * @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1 * @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2 * @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3 * @retval None */ void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode) { uint16_t tmpcr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode)); tmpcr1 = TIMx->CR1; /* Reset the CMS and DIR Bits */ tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS))); /* Set the Counter Mode */ tmpcr1 |= TIM_CounterMode; /* Write to TIMx CR1 register */ TIMx->CR1 = tmpcr1; } /** * @brief Selects the Input Trigger source * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_InputTriggerSource: The Input Trigger source. * This parameter can be one of the following values: * @arg TIM_TS_ITR0: Internal Trigger 0 * @arg TIM_TS_ITR1: Internal Trigger 1 * @arg TIM_TS_ITR2: Internal Trigger 2 * @arg TIM_TS_ITR3: Internal Trigger 3 * @arg TIM_TS_TI1F_ED: TI1 Edge Detector * @arg TIM_TS_TI1FP1: Filtered Timer Input 1 * @arg TIM_TS_TI2FP2: Filtered Timer Input 2 * @arg TIM_TS_ETRF: External Trigger input * @retval None */ void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource) { uint16_t tmpsmcr = 0; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource)); /* Get the TIMx SMCR register value */ tmpsmcr = TIMx->SMCR; /* Reset the TS Bits */ tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS)); /* Set the Input Trigger source */ tmpsmcr |= TIM_InputTriggerSource; /* Write to TIMx SMCR */ TIMx->SMCR = tmpsmcr; } /** * @brief Configures the TIMx Encoder Interface. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_EncoderMode: specifies the TIMx Encoder Mode. * This parameter can be one of the following values: * @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level. * @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level. * @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending * on the level of the other input. * @param TIM_IC1Polarity: specifies the IC1 Polarity * This parameter can be one of the following values: * @arg TIM_ICPolarity_Falling: IC Falling edge. * @arg TIM_ICPolarity_Rising: IC Rising edge. * @param TIM_IC2Polarity: specifies the IC2 Polarity * This parameter can be one of the following values: * @arg TIM_ICPolarity_Falling: IC Falling edge. * @arg TIM_ICPolarity_Rising: IC Rising edge. * @retval None */ void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity) { uint16_t tmpsmcr = 0; uint16_t tmpccmr1 = 0; uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST5_PERIPH(TIMx)); assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode)); assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity)); assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity)); /* Get the TIMx SMCR register value */ tmpsmcr = TIMx->SMCR; /* Get the TIMx CCMR1 register value */ tmpccmr1 = TIMx->CCMR1; /* Get the TIMx CCER register value */ tmpccer = TIMx->CCER; /* Set the encoder Mode */ tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS)); tmpsmcr |= TIM_EncoderMode; /* Select the Capture Compare 1 and the Capture Compare 2 as input */ tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S))); tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0; /* Set the TI1 and the TI2 Polarities */ tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P))); tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4)); /* Write to TIMx SMCR */ TIMx->SMCR = tmpsmcr; /* Write to TIMx CCMR1 */ TIMx->CCMR1 = tmpccmr1; /* Write to TIMx CCER */ TIMx->CCER = tmpccer; } /** * @brief Forces the TIMx output 1 waveform to active or inactive level. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. * This parameter can be one of the following values: * @arg TIM_ForcedAction_Active: Force active level on OC1REF * @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF. * @retval None */ void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); tmpccmr1 = TIMx->CCMR1; /* Reset the OC1M Bits */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M); /* Configure The Forced output Mode */ tmpccmr1 |= TIM_ForcedAction; /* Write to TIMx CCMR1 register */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Forces the TIMx output 2 waveform to active or inactive level. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. * This parameter can be one of the following values: * @arg TIM_ForcedAction_Active: Force active level on OC2REF * @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF. * @retval None */ void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); tmpccmr1 = TIMx->CCMR1; /* Reset the OC2M Bits */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M); /* Configure The Forced output Mode */ tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8); /* Write to TIMx CCMR1 register */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Forces the TIMx output 3 waveform to active or inactive level. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. * This parameter can be one of the following values: * @arg TIM_ForcedAction_Active: Force active level on OC3REF * @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF. * @retval None */ void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); tmpccmr2 = TIMx->CCMR2; /* Reset the OC1M Bits */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M); /* Configure The Forced output Mode */ tmpccmr2 |= TIM_ForcedAction; /* Write to TIMx CCMR2 register */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Forces the TIMx output 4 waveform to active or inactive level. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. * This parameter can be one of the following values: * @arg TIM_ForcedAction_Active: Force active level on OC4REF * @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF. * @retval None */ void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); tmpccmr2 = TIMx->CCMR2; /* Reset the OC2M Bits */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M); /* Configure The Forced output Mode */ tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8); /* Write to TIMx CCMR2 register */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Enables or disables TIMx peripheral Preload register on ARR. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param NewState: new state of the TIMx peripheral Preload register * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the ARR Preload Bit */ TIMx->CR1 |= TIM_CR1_ARPE; } else { /* Reset the ARR Preload Bit */ TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE); } } /** * @brief Selects the TIM peripheral Commutation event. * @param TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral * @param NewState: new state of the Commutation event. * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_LIST2_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the COM Bit */ TIMx->CR2 |= TIM_CR2_CCUS; } else { /* Reset the COM Bit */ TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS); } } /** * @brief Selects the TIMx peripheral Capture Compare DMA source. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 15, 16 or 17 to select * the TIM peripheral. * @param NewState: new state of the Capture Compare DMA source * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_LIST4_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the CCDS Bit */ TIMx->CR2 |= TIM_CR2_CCDS; } else { /* Reset the CCDS Bit */ TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS); } } /** * @brief Sets or Resets the TIM peripheral Capture Compare Preload Control bit. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8 or 15 * to select the TIMx peripheral * @param NewState: new state of the Capture Compare Preload Control bit * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_LIST5_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the CCPC Bit */ TIMx->CR2 |= TIM_CR2_CCPC; } else { /* Reset the CCPC Bit */ TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC); } } /** * @brief Enables or disables the TIMx peripheral Preload register on CCR1. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_OCPreload: new state of the TIMx peripheral Preload register * This parameter can be one of the following values: * @arg TIM_OCPreload_Enable * @arg TIM_OCPreload_Disable * @retval None */ void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); tmpccmr1 = TIMx->CCMR1; /* Reset the OC1PE Bit */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE); /* Enable or Disable the Output Compare Preload feature */ tmpccmr1 |= TIM_OCPreload; /* Write to TIMx CCMR1 register */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Enables or disables the TIMx peripheral Preload register on CCR2. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select * the TIM peripheral. * @param TIM_OCPreload: new state of the TIMx peripheral Preload register * This parameter can be one of the following values: * @arg TIM_OCPreload_Enable * @arg TIM_OCPreload_Disable * @retval None */ void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); tmpccmr1 = TIMx->CCMR1; /* Reset the OC2PE Bit */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE); /* Enable or Disable the Output Compare Preload feature */ tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8); /* Write to TIMx CCMR1 register */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Enables or disables the TIMx peripheral Preload register on CCR3. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCPreload: new state of the TIMx peripheral Preload register * This parameter can be one of the following values: * @arg TIM_OCPreload_Enable * @arg TIM_OCPreload_Disable * @retval None */ void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); tmpccmr2 = TIMx->CCMR2; /* Reset the OC3PE Bit */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE); /* Enable or Disable the Output Compare Preload feature */ tmpccmr2 |= TIM_OCPreload; /* Write to TIMx CCMR2 register */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Enables or disables the TIMx peripheral Preload register on CCR4. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCPreload: new state of the TIMx peripheral Preload register * This parameter can be one of the following values: * @arg TIM_OCPreload_Enable * @arg TIM_OCPreload_Disable * @retval None */ void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); tmpccmr2 = TIMx->CCMR2; /* Reset the OC4PE Bit */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE); /* Enable or Disable the Output Compare Preload feature */ tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8); /* Write to TIMx CCMR2 register */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Configures the TIMx Output Compare 1 Fast feature. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCFast_Enable: TIM output compare fast enable * @arg TIM_OCFast_Disable: TIM output compare fast disable * @retval None */ void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); /* Get the TIMx CCMR1 register value */ tmpccmr1 = TIMx->CCMR1; /* Reset the OC1FE Bit */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE); /* Enable or Disable the Output Compare Fast Bit */ tmpccmr1 |= TIM_OCFast; /* Write to TIMx CCMR1 */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Configures the TIMx Output Compare 2 Fast feature. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select * the TIM peripheral. * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCFast_Enable: TIM output compare fast enable * @arg TIM_OCFast_Disable: TIM output compare fast disable * @retval None */ void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); /* Get the TIMx CCMR1 register value */ tmpccmr1 = TIMx->CCMR1; /* Reset the OC2FE Bit */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE); /* Enable or Disable the Output Compare Fast Bit */ tmpccmr1 |= (uint16_t)(TIM_OCFast << 8); /* Write to TIMx CCMR1 */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Configures the TIMx Output Compare 3 Fast feature. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCFast_Enable: TIM output compare fast enable * @arg TIM_OCFast_Disable: TIM output compare fast disable * @retval None */ void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); /* Get the TIMx CCMR2 register value */ tmpccmr2 = TIMx->CCMR2; /* Reset the OC3FE Bit */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE); /* Enable or Disable the Output Compare Fast Bit */ tmpccmr2 |= TIM_OCFast; /* Write to TIMx CCMR2 */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Configures the TIMx Output Compare 4 Fast feature. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCFast_Enable: TIM output compare fast enable * @arg TIM_OCFast_Disable: TIM output compare fast disable * @retval None */ void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); /* Get the TIMx CCMR2 register value */ tmpccmr2 = TIMx->CCMR2; /* Reset the OC4FE Bit */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE); /* Enable or Disable the Output Compare Fast Bit */ tmpccmr2 |= (uint16_t)(TIM_OCFast << 8); /* Write to TIMx CCMR2 */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Clears or safeguards the OCREF1 signal on an external event * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCClear_Enable: TIM Output clear enable * @arg TIM_OCClear_Disable: TIM Output clear disable * @retval None */ void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); tmpccmr1 = TIMx->CCMR1; /* Reset the OC1CE Bit */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE); /* Enable or Disable the Output Compare Clear Bit */ tmpccmr1 |= TIM_OCClear; /* Write to TIMx CCMR1 register */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Clears or safeguards the OCREF2 signal on an external event * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCClear_Enable: TIM Output clear enable * @arg TIM_OCClear_Disable: TIM Output clear disable * @retval None */ void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) { uint16_t tmpccmr1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); tmpccmr1 = TIMx->CCMR1; /* Reset the OC2CE Bit */ tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE); /* Enable or Disable the Output Compare Clear Bit */ tmpccmr1 |= (uint16_t)(TIM_OCClear << 8); /* Write to TIMx CCMR1 register */ TIMx->CCMR1 = tmpccmr1; } /** * @brief Clears or safeguards the OCREF3 signal on an external event * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCClear_Enable: TIM Output clear enable * @arg TIM_OCClear_Disable: TIM Output clear disable * @retval None */ void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); tmpccmr2 = TIMx->CCMR2; /* Reset the OC3CE Bit */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE); /* Enable or Disable the Output Compare Clear Bit */ tmpccmr2 |= TIM_OCClear; /* Write to TIMx CCMR2 register */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Clears or safeguards the OCREF4 signal on an external event * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. * This parameter can be one of the following values: * @arg TIM_OCClear_Enable: TIM Output clear enable * @arg TIM_OCClear_Disable: TIM Output clear disable * @retval None */ void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) { uint16_t tmpccmr2 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); tmpccmr2 = TIMx->CCMR2; /* Reset the OC4CE Bit */ tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE); /* Enable or Disable the Output Compare Clear Bit */ tmpccmr2 |= (uint16_t)(TIM_OCClear << 8); /* Write to TIMx CCMR2 register */ TIMx->CCMR2 = tmpccmr2; } /** * @brief Configures the TIMx channel 1 polarity. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_OCPolarity: specifies the OC1 Polarity * This parameter can be one of the following values: * @arg TIM_OCPolarity_High: Output Compare active high * @arg TIM_OCPolarity_Low: Output Compare active low * @retval None */ void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC1P Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P); tmpccer |= TIM_OCPolarity; /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } /** * @brief Configures the TIMx Channel 1N polarity. * @param TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral. * @param TIM_OCNPolarity: specifies the OC1N Polarity * This parameter can be one of the following values: * @arg TIM_OCNPolarity_High: Output Compare active high * @arg TIM_OCNPolarity_Low: Output Compare active low * @retval None */ void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST2_PERIPH(TIMx)); assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC1NP Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP); tmpccer |= TIM_OCNPolarity; /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } /** * @brief Configures the TIMx channel 2 polarity. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_OCPolarity: specifies the OC2 Polarity * This parameter can be one of the following values: * @arg TIM_OCPolarity_High: Output Compare active high * @arg TIM_OCPolarity_Low: Output Compare active low * @retval None */ void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC2P Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P); tmpccer |= (uint16_t)(TIM_OCPolarity << 4); /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } /** * @brief Configures the TIMx Channel 2N polarity. * @param TIMx: where x can be 1 or 8 to select the TIM peripheral. * @param TIM_OCNPolarity: specifies the OC2N Polarity * This parameter can be one of the following values: * @arg TIM_OCNPolarity_High: Output Compare active high * @arg TIM_OCNPolarity_Low: Output Compare active low * @retval None */ void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST1_PERIPH(TIMx)); assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC2NP Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP); tmpccer |= (uint16_t)(TIM_OCNPolarity << 4); /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } /** * @brief Configures the TIMx channel 3 polarity. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCPolarity: specifies the OC3 Polarity * This parameter can be one of the following values: * @arg TIM_OCPolarity_High: Output Compare active high * @arg TIM_OCPolarity_Low: Output Compare active low * @retval None */ void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC3P Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P); tmpccer |= (uint16_t)(TIM_OCPolarity << 8); /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } /** * @brief Configures the TIMx Channel 3N polarity. * @param TIMx: where x can be 1 or 8 to select the TIM peripheral. * @param TIM_OCNPolarity: specifies the OC3N Polarity * This parameter can be one of the following values: * @arg TIM_OCNPolarity_High: Output Compare active high * @arg TIM_OCNPolarity_Low: Output Compare active low * @retval None */ void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST1_PERIPH(TIMx)); assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC3NP Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP); tmpccer |= (uint16_t)(TIM_OCNPolarity << 8); /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } /** * @brief Configures the TIMx channel 4 polarity. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_OCPolarity: specifies the OC4 Polarity * This parameter can be one of the following values: * @arg TIM_OCPolarity_High: Output Compare active high * @arg TIM_OCPolarity_Low: Output Compare active low * @retval None */ void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) { uint16_t tmpccer = 0; /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); tmpccer = TIMx->CCER; /* Set or Reset the CC4P Bit */ tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P); tmpccer |= (uint16_t)(TIM_OCPolarity << 12); /* Write to TIMx CCER register */ TIMx->CCER = tmpccer; } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /** * @brief Enables or disables the TIM Capture Compare Channel x. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_Channel: specifies the TIM Channel * This parameter can be one of the following values: * @arg TIM_Channel_1: TIM Channel 1 * @arg TIM_Channel_2: TIM Channel 2 * @arg TIM_Channel_3: TIM Channel 3 * @arg TIM_Channel_4: TIM Channel 4 * @param TIM_CCx: specifies the TIM Channel CCxE bit new state. * This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. * @retval None */ void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx) { uint16_t tmp = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_CHANNEL(TIM_Channel)); assert_param(IS_TIM_CCX(TIM_CCx)); tmp = CCER_CCE_Set << TIM_Channel; /* Reset the CCxE Bit */ TIMx->CCER &= (uint16_t)~ tmp; /* Set or reset the CCxE Bit */ TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel); } /** * @brief Enables or disables the TIM Capture Compare Channel xN. * @param TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral. * @param TIM_Channel: specifies the TIM Channel * This parameter can be one of the following values: * @arg TIM_Channel_1: TIM Channel 1 * @arg TIM_Channel_2: TIM Channel 2 * @arg TIM_Channel_3: TIM Channel 3 * @param TIM_CCxN: specifies the TIM Channel CCxNE bit new state. * This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. * @retval None */ void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN) { uint16_t tmp = 0; /* Check the parameters */ assert_param(IS_TIM_LIST2_PERIPH(TIMx)); assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel)); assert_param(IS_TIM_CCXN(TIM_CCxN)); tmp = CCER_CCNE_Set << TIM_Channel; /* Reset the CCxNE Bit */ TIMx->CCER &= (uint16_t) ~tmp; /* Set or reset the CCxNE Bit */ TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel); } /** * @brief Selects the TIM Output Compare Mode. * @note This function disables the selected channel before changing the Output * Compare Mode. * User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_Channel: specifies the TIM Channel * This parameter can be one of the following values: * @arg TIM_Channel_1: TIM Channel 1 * @arg TIM_Channel_2: TIM Channel 2 * @arg TIM_Channel_3: TIM Channel 3 * @arg TIM_Channel_4: TIM Channel 4 * @param TIM_OCMode: specifies the TIM Output Compare Mode. * This parameter can be one of the following values: * @arg TIM_OCMode_Timing * @arg TIM_OCMode_Active * @arg TIM_OCMode_Toggle * @arg TIM_OCMode_PWM1 * @arg TIM_OCMode_PWM2 * @arg TIM_ForcedAction_Active * @arg TIM_ForcedAction_InActive * @retval None */ void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode) { uint32_t tmp = 0; uint16_t tmp1 = 0; /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_CHANNEL(TIM_Channel)); assert_param(IS_TIM_OCM(TIM_OCMode)); tmp = (uint32_t) TIMx; tmp += CCMR_Offset; tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel; /* Disable the Channel: Reset the CCxE Bit */ TIMx->CCER &= (uint16_t) ~tmp1; if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3)) { tmp += (TIM_Channel>>1); /* Reset the OCxM bits in the CCMRx register */ *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M); /* Configure the OCxM bits in the CCMRx register */ *(__IO uint32_t *) tmp |= TIM_OCMode; } else { tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1; /* Reset the OCxM bits in the CCMRx register */ *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M); /* Configure the OCxM bits in the CCMRx register */ *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8); } } // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif /** * @brief Enables or Disables the TIMx Update event. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param NewState: new state of the TIMx UDIS bit * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the Update Disable Bit */ TIMx->CR1 |= TIM_CR1_UDIS; } else { /* Reset the Update Disable Bit */ TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS); } } /** * @brief Configures the TIMx Update Request Interrupt source. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_UpdateSource: specifies the Update source. * This parameter can be one of the following values: * @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller. * @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow. * @retval None */ void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource)); if (TIM_UpdateSource != TIM_UpdateSource_Global) { /* Set the URS Bit */ TIMx->CR1 |= TIM_CR1_URS; } else { /* Reset the URS Bit */ TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS); } } /** * @brief Enables or disables the TIMx's Hall sensor interface. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param NewState: new state of the TIMx Hall sensor interface. * This parameter can be: ENABLE or DISABLE. * @retval None */ void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Set the TI1S Bit */ TIMx->CR2 |= TIM_CR2_TI1S; } else { /* Reset the TI1S Bit */ TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S); } } /** * @brief Selects the TIMx's One Pulse Mode. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_OPMode: specifies the OPM Mode to be used. * This parameter can be one of the following values: * @arg TIM_OPMode_Single * @arg TIM_OPMode_Repetitive * @retval None */ void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_OPM_MODE(TIM_OPMode)); /* Reset the OPM Bit */ TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM); /* Configure the OPM Mode */ TIMx->CR1 |= TIM_OPMode; } /** * @brief Selects the TIMx Trigger Output Mode. * @param TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_TRGOSource: specifies the Trigger Output source. * This paramter can be one of the following values: * * - For all TIMx * @arg TIM_TRGOSource_Reset: The UG bit in the TIM_EGR register is used as the trigger output (TRGO). * @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO). * @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO). * * - For all TIMx except TIM6 and TIM7 * @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag * is to be set, as soon as a capture or compare match occurs (TRGO). * @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO). * @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO). * @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO). * @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO). * * @retval None */ void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource) { /* Check the parameters */ assert_param(IS_TIM_LIST7_PERIPH(TIMx)); assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource)); /* Reset the MMS Bits */ TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS); /* Select the TRGO source */ TIMx->CR2 |= TIM_TRGOSource; } /** * @brief Selects the TIMx Slave Mode. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_SlaveMode: specifies the Timer Slave Mode. * This parameter can be one of the following values: * @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes * the counter and triggers an update of the registers. * @arg TIM_SlaveMode_Gated: The counter clock is enabled when the trigger signal (TRGI) is high. * @arg TIM_SlaveMode_Trigger: The counter starts at a rising edge of the trigger TRGI. * @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter. * @retval None */ void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode)); /* Reset the SMS Bits */ TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS); /* Select the Slave Mode */ TIMx->SMCR |= TIM_SlaveMode; } /** * @brief Sets or Resets the TIMx Master/Slave Mode. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_MasterSlaveMode: specifies the Timer Master Slave Mode. * This parameter can be one of the following values: * @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer * and its slaves (through TRGO). * @arg TIM_MasterSlaveMode_Disable: No action * @retval None */ void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode)); /* Reset the MSM Bit */ TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM); /* Set or Reset the MSM Bit */ TIMx->SMCR |= TIM_MasterSlaveMode; } /** * @brief Sets the TIMx Counter Register value * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param Counter: specifies the Counter register new value. * @retval None */ void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); /* Set the Counter Register value */ TIMx->CNT = Counter; } /** * @brief Sets the TIMx Autoreload Register value * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param Autoreload: specifies the Autoreload register new value. * @retval None */ void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); /* Set the Autoreload Register value */ TIMx->ARR = Autoreload; } /** * @brief Sets the TIMx Capture Compare1 Register value * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param Compare1: specifies the Capture Compare1 register new value. * @retval None */ void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1) { /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); /* Set the Capture Compare1 Register value */ TIMx->CCR1 = Compare1; } /** * @brief Sets the TIMx Capture Compare2 Register value * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param Compare2: specifies the Capture Compare2 register new value. * @retval None */ void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); /* Set the Capture Compare2 Register value */ TIMx->CCR2 = Compare2; } /** * @brief Sets the TIMx Capture Compare3 Register value * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param Compare3: specifies the Capture Compare3 register new value. * @retval None */ void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); /* Set the Capture Compare3 Register value */ TIMx->CCR3 = Compare3; } /** * @brief Sets the TIMx Capture Compare4 Register value * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param Compare4: specifies the Capture Compare4 register new value. * @retval None */ void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); /* Set the Capture Compare4 Register value */ TIMx->CCR4 = Compare4; } /** * @brief Sets the TIMx Input Capture 1 prescaler. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_ICPSC: specifies the Input Capture1 prescaler new value. * This parameter can be one of the following values: * @arg TIM_ICPSC_DIV1: no prescaler * @arg TIM_ICPSC_DIV2: capture is done once every 2 events * @arg TIM_ICPSC_DIV4: capture is done once every 4 events * @arg TIM_ICPSC_DIV8: capture is done once every 8 events * @retval None */ void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) { /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); /* Reset the IC1PSC Bits */ TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC); /* Set the IC1PSC value */ TIMx->CCMR1 |= TIM_ICPSC; } /** * @brief Sets the TIMx Input Capture 2 prescaler. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_ICPSC: specifies the Input Capture2 prescaler new value. * This parameter can be one of the following values: * @arg TIM_ICPSC_DIV1: no prescaler * @arg TIM_ICPSC_DIV2: capture is done once every 2 events * @arg TIM_ICPSC_DIV4: capture is done once every 4 events * @arg TIM_ICPSC_DIV8: capture is done once every 8 events * @retval None */ void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); /* Reset the IC2PSC Bits */ TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC); /* Set the IC2PSC value */ TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8); } /** * @brief Sets the TIMx Input Capture 3 prescaler. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ICPSC: specifies the Input Capture3 prescaler new value. * This parameter can be one of the following values: * @arg TIM_ICPSC_DIV1: no prescaler * @arg TIM_ICPSC_DIV2: capture is done once every 2 events * @arg TIM_ICPSC_DIV4: capture is done once every 4 events * @arg TIM_ICPSC_DIV8: capture is done once every 8 events * @retval None */ void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); /* Reset the IC3PSC Bits */ TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC); /* Set the IC3PSC value */ TIMx->CCMR2 |= TIM_ICPSC; } /** * @brief Sets the TIMx Input Capture 4 prescaler. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ICPSC: specifies the Input Capture4 prescaler new value. * This parameter can be one of the following values: * @arg TIM_ICPSC_DIV1: no prescaler * @arg TIM_ICPSC_DIV2: capture is done once every 2 events * @arg TIM_ICPSC_DIV4: capture is done once every 4 events * @arg TIM_ICPSC_DIV8: capture is done once every 8 events * @retval None */ void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); /* Reset the IC4PSC Bits */ TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC); /* Set the IC4PSC value */ TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8); } /** * @brief Sets the TIMx Clock Division value. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select * the TIM peripheral. * @param TIM_CKD: specifies the clock division value. * This parameter can be one of the following value: * @arg TIM_CKD_DIV1: TDTS = Tck_tim * @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim * @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim * @retval None */ void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD) { /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); assert_param(IS_TIM_CKD_DIV(TIM_CKD)); /* Reset the CKD Bits */ TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD); /* Set the CKD value */ TIMx->CR1 |= TIM_CKD; } /** * @brief Gets the TIMx Input Capture 1 value. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @retval Capture Compare 1 Register value. */ uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_LIST8_PERIPH(TIMx)); /* Get the Capture 1 Register value */ return TIMx->CCR1; } /** * @brief Gets the TIMx Input Capture 2 value. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @retval Capture Compare 2 Register value. */ uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_LIST6_PERIPH(TIMx)); /* Get the Capture 2 Register value */ return TIMx->CCR2; } /** * @brief Gets the TIMx Input Capture 3 value. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @retval Capture Compare 3 Register value. */ uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); /* Get the Capture 3 Register value */ return TIMx->CCR3; } /** * @brief Gets the TIMx Input Capture 4 value. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @retval Capture Compare 4 Register value. */ uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_LIST3_PERIPH(TIMx)); /* Get the Capture 4 Register value */ return TIMx->CCR4; } /** * @brief Gets the TIMx Counter value. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @retval Counter Register value. */ uint16_t TIM_GetCounter(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); /* Get the Counter Register value */ return TIMx->CNT; } /** * @brief Gets the TIMx Prescaler value. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @retval Prescaler Register value. */ uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); /* Get the Prescaler Register value */ return TIMx->PSC; } /** * @brief Checks whether the specified TIM flag is set or not. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg TIM_FLAG_Update: TIM update Flag * @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag * @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag * @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag * @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag * @arg TIM_FLAG_COM: TIM Commutation Flag * @arg TIM_FLAG_Trigger: TIM Trigger Flag * @arg TIM_FLAG_Break: TIM Break Flag * @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag * @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag * @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag * @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag * @note * - TIM6 and TIM7 can have only one update flag. * - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1, * TIM_FLAG_CC2 or TIM_FLAG_Trigger. * - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1. * - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. * - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. * @retval The new state of TIM_FLAG (SET or RESET). */ FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG) { ITStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_GET_FLAG(TIM_FLAG)); if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the TIMx's pending flags. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_FLAG: specifies the flag bit to clear. * This parameter can be any combination of the following values: * @arg TIM_FLAG_Update: TIM update Flag * @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag * @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag * @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag * @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag * @arg TIM_FLAG_COM: TIM Commutation Flag * @arg TIM_FLAG_Trigger: TIM Trigger Flag * @arg TIM_FLAG_Break: TIM Break Flag * @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag * @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag * @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag * @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag * @note * - TIM6 and TIM7 can have only one update flag. * - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1, * TIM_FLAG_CC2 or TIM_FLAG_Trigger. * - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1. * - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. * - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. * @retval None */ void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG)); /* Clear the flags */ TIMx->SR = (uint16_t)~TIM_FLAG; } /** * @brief Checks whether the TIM interrupt has occurred or not. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_IT: specifies the TIM interrupt source to check. * This parameter can be one of the following values: * @arg TIM_IT_Update: TIM update Interrupt source * @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source * @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source * @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source * @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source * @arg TIM_IT_COM: TIM Commutation Interrupt source * @arg TIM_IT_Trigger: TIM Trigger Interrupt source * @arg TIM_IT_Break: TIM Break Interrupt source * @note * - TIM6 and TIM7 can generate only an update interrupt. * - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1, * TIM_IT_CC2 or TIM_IT_Trigger. * - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1. * - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. * - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. * @retval The new state of the TIM_IT(SET or RESET). */ ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT) { ITStatus bitstatus = RESET; uint16_t itstatus = 0x0, itenable = 0x0; /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_GET_IT(TIM_IT)); itstatus = TIMx->SR & TIM_IT; itenable = TIMx->DIER & TIM_IT; if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the TIMx's interrupt pending bits. * @param TIMx: where x can be 1 to 17 to select the TIM peripheral. * @param TIM_IT: specifies the pending bit to clear. * This parameter can be any combination of the following values: * @arg TIM_IT_Update: TIM1 update Interrupt source * @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source * @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source * @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source * @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source * @arg TIM_IT_COM: TIM Commutation Interrupt source * @arg TIM_IT_Trigger: TIM Trigger Interrupt source * @arg TIM_IT_Break: TIM Break Interrupt source * @note * - TIM6 and TIM7 can generate only an update interrupt. * - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1, * TIM_IT_CC2 or TIM_IT_Trigger. * - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1. * - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. * - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. * @retval None */ void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT) { /* Check the parameters */ assert_param(IS_TIM_ALL_PERIPH(TIMx)); assert_param(IS_TIM_IT(TIM_IT)); /* Clear the IT pending Bit */ TIMx->SR = (uint16_t)~TIM_IT; } /** * @brief Configure the TI1 as Input. * @param TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. * @param TIM_ICPolarity : The Input Polarity. * This parameter can be one of the following values: * @arg TIM_ICPolarity_Rising * @arg TIM_ICPolarity_Falling * @param TIM_ICSelection: specifies the input to be used. * This parameter can be one of the following values: * @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1. * @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2. * @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC. * @param TIM_ICFilter: Specifies the Input Capture Filter. * This parameter must be a value between 0x00 and 0x0F. * @retval None */ static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter) { uint16_t tmpccmr1 = 0, tmpccer = 0; /* Disable the Channel 1: Reset the CC1E Bit */ TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E); tmpccmr1 = TIMx->CCMR1; tmpccer = TIMx->CCER; /* Select the Input and set the filter */ tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F))); tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4)); if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||(TIMx == TIM5)) { /* Select the Polarity and set the CC1E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P)); tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E); } else { /* Select the Polarity and set the CC1E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP)); tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E); } /* Write to TIMx CCMR1 and CCER registers */ TIMx->CCMR1 = tmpccmr1; TIMx->CCER = tmpccer; } /** * @brief Configure the TI2 as Input. * @param TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. * @param TIM_ICPolarity : The Input Polarity. * This parameter can be one of the following values: * @arg TIM_ICPolarity_Rising * @arg TIM_ICPolarity_Falling * @param TIM_ICSelection: specifies the input to be used. * This parameter can be one of the following values: * @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2. * @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1. * @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC. * @param TIM_ICFilter: Specifies the Input Capture Filter. * This parameter must be a value between 0x00 and 0x0F. * @retval None */ static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter) { uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0; /* Disable the Channel 2: Reset the CC2E Bit */ TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E); tmpccmr1 = TIMx->CCMR1; tmpccer = TIMx->CCER; tmp = (uint16_t)(TIM_ICPolarity << 4); /* Select the Input and set the filter */ tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F))); tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12); tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8); if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||(TIMx == TIM5)) { /* Select the Polarity and set the CC2E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P)); tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E); } else { /* Select the Polarity and set the CC2E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP)); tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E); } /* Write to TIMx CCMR1 and CCER registers */ TIMx->CCMR1 = tmpccmr1 ; TIMx->CCER = tmpccer; } /** * @brief Configure the TI3 as Input. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ICPolarity : The Input Polarity. * This parameter can be one of the following values: * @arg TIM_ICPolarity_Rising * @arg TIM_ICPolarity_Falling * @param TIM_ICSelection: specifies the input to be used. * This parameter can be one of the following values: * @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3. * @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4. * @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC. * @param TIM_ICFilter: Specifies the Input Capture Filter. * This parameter must be a value between 0x00 and 0x0F. * @retval None */ static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter) { uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0; /* Disable the Channel 3: Reset the CC3E Bit */ TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E); tmpccmr2 = TIMx->CCMR2; tmpccer = TIMx->CCER; tmp = (uint16_t)(TIM_ICPolarity << 8); /* Select the Input and set the filter */ tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F))); tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4)); if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||(TIMx == TIM5)) { /* Select the Polarity and set the CC3E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P)); tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E); } else { /* Select the Polarity and set the CC3E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP)); tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E); } /* Write to TIMx CCMR2 and CCER registers */ TIMx->CCMR2 = tmpccmr2; TIMx->CCER = tmpccer; } /** * @brief Configure the TI4 as Input. * @param TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. * @param TIM_ICPolarity : The Input Polarity. * This parameter can be one of the following values: * @arg TIM_ICPolarity_Rising * @arg TIM_ICPolarity_Falling * @param TIM_ICSelection: specifies the input to be used. * This parameter can be one of the following values: * @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4. * @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3. * @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC. * @param TIM_ICFilter: Specifies the Input Capture Filter. * This parameter must be a value between 0x00 and 0x0F. * @retval None */ static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter) { uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0; /* Disable the Channel 4: Reset the CC4E Bit */ TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E); tmpccmr2 = TIMx->CCMR2; tmpccer = TIMx->CCER; tmp = (uint16_t)(TIM_ICPolarity << 12); /* Select the Input and set the filter */ tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F))); tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8); tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12); if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||(TIMx == TIM5)) { /* Select the Polarity and set the CC4E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P)); tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E); } else { /* Select the Polarity and set the CC4E Bit */ tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP)); tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E); } /* Write to TIMx CCMR2 and CCER registers */ TIMx->CCMR2 = tmpccmr2; TIMx->CCER = tmpccer; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_usart.c ================================================ /** ****************************************************************************** * @file stm32f10x_usart.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the USART firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_usart.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup USART * @brief USART driver modules * @{ */ /** @defgroup USART_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup USART_Private_Defines * @{ */ #define CR1_UE_Set ((uint16_t)0x2000) /*!< USART Enable Mask */ #define CR1_UE_Reset ((uint16_t)0xDFFF) /*!< USART Disable Mask */ #define CR1_WAKE_Mask ((uint16_t)0xF7FF) /*!< USART WakeUp Method Mask */ #define CR1_RWU_Set ((uint16_t)0x0002) /*!< USART mute mode Enable Mask */ #define CR1_RWU_Reset ((uint16_t)0xFFFD) /*!< USART mute mode Enable Mask */ #define CR1_SBK_Set ((uint16_t)0x0001) /*!< USART Break Character send Mask */ #define CR1_CLEAR_Mask ((uint16_t)0xE9F3) /*!< USART CR1 Mask */ #define CR2_Address_Mask ((uint16_t)0xFFF0) /*!< USART address Mask */ #define CR2_LINEN_Set ((uint16_t)0x4000) /*!< USART LIN Enable Mask */ #define CR2_LINEN_Reset ((uint16_t)0xBFFF) /*!< USART LIN Disable Mask */ #define CR2_LBDL_Mask ((uint16_t)0xFFDF) /*!< USART LIN Break detection Mask */ #define CR2_STOP_CLEAR_Mask ((uint16_t)0xCFFF) /*!< USART CR2 STOP Bits Mask */ #define CR2_CLOCK_CLEAR_Mask ((uint16_t)0xF0FF) /*!< USART CR2 Clock Mask */ #define CR3_SCEN_Set ((uint16_t)0x0020) /*!< USART SC Enable Mask */ #define CR3_SCEN_Reset ((uint16_t)0xFFDF) /*!< USART SC Disable Mask */ #define CR3_NACK_Set ((uint16_t)0x0010) /*!< USART SC NACK Enable Mask */ #define CR3_NACK_Reset ((uint16_t)0xFFEF) /*!< USART SC NACK Disable Mask */ #define CR3_HDSEL_Set ((uint16_t)0x0008) /*!< USART Half-Duplex Enable Mask */ #define CR3_HDSEL_Reset ((uint16_t)0xFFF7) /*!< USART Half-Duplex Disable Mask */ #define CR3_IRLP_Mask ((uint16_t)0xFFFB) /*!< USART IrDA LowPower mode Mask */ #define CR3_CLEAR_Mask ((uint16_t)0xFCFF) /*!< USART CR3 Mask */ #define CR3_IREN_Set ((uint16_t)0x0002) /*!< USART IrDA Enable Mask */ #define CR3_IREN_Reset ((uint16_t)0xFFFD) /*!< USART IrDA Disable Mask */ #define GTPR_LSB_Mask ((uint16_t)0x00FF) /*!< Guard Time Register LSB Mask */ #define GTPR_MSB_Mask ((uint16_t)0xFF00) /*!< Guard Time Register MSB Mask */ #define IT_Mask ((uint16_t)0x001F) /*!< USART Interrupt Mask */ /* USART OverSampling-8 Mask */ #define CR1_OVER8_Set ((u16)0x8000) /* USART OVER8 mode Enable Mask */ #define CR1_OVER8_Reset ((u16)0x7FFF) /* USART OVER8 mode Disable Mask */ /* USART One Bit Sampling Mask */ #define CR3_ONEBITE_Set ((u16)0x0800) /* USART ONEBITE mode Enable Mask */ #define CR3_ONEBITE_Reset ((u16)0xF7FF) /* USART ONEBITE mode Disable Mask */ /** * @} */ /** @defgroup USART_Private_Macros * @{ */ /** * @} */ /** @defgroup USART_Private_Variables * @{ */ /** * @} */ /** @defgroup USART_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup USART_Private_Functions * @{ */ /** * @brief Deinitializes the USARTx peripheral registers to their default reset values. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @retval None */ void USART_DeInit(USART_TypeDef* USARTx) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); if (USARTx == USART1) { RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE); RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE); } else if (USARTx == USART2) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE); } else if (USARTx == USART3) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE); } else if (USARTx == UART4) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE); } else { if (USARTx == UART5) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE); } } } /** * @brief Initializes the USARTx peripheral according to the specified * parameters in the USART_InitStruct . * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_InitStruct: pointer to a USART_InitTypeDef structure * that contains the configuration information for the specified USART * peripheral. * @retval None */ void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct) { uint32_t tmpreg = 0x00, apbclock = 0x00; uint32_t integerdivider = 0x00; uint32_t fractionaldivider = 0x00; uint32_t usartxbase = 0; RCC_ClocksTypeDef RCC_ClocksStatus; /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_BAUDRATE(USART_InitStruct->USART_BaudRate)); assert_param(IS_USART_WORD_LENGTH(USART_InitStruct->USART_WordLength)); assert_param(IS_USART_STOPBITS(USART_InitStruct->USART_StopBits)); assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity)); assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode)); assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl)); /* The hardware flow control is available only for USART1, USART2 and USART3 */ if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None) { assert_param(IS_USART_123_PERIPH(USARTx)); } usartxbase = (uint32_t)USARTx; /*---------------------------- USART CR2 Configuration -----------------------*/ tmpreg = USARTx->CR2; /* Clear STOP[13:12] bits */ tmpreg &= CR2_STOP_CLEAR_Mask; /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/ /* Set STOP[13:12] bits according to USART_StopBits value */ tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits; /* Write to USART CR2 */ USARTx->CR2 = (uint16_t)tmpreg; /*---------------------------- USART CR1 Configuration -----------------------*/ tmpreg = USARTx->CR1; /* Clear M, PCE, PS, TE and RE bits */ tmpreg &= CR1_CLEAR_Mask; /* Configure the USART Word Length, Parity and mode ----------------------- */ /* Set the M bits according to USART_WordLength value */ /* Set PCE and PS bits according to USART_Parity value */ /* Set TE and RE bits according to USART_Mode value */ tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity | USART_InitStruct->USART_Mode; /* Write to USART CR1 */ USARTx->CR1 = (uint16_t)tmpreg; /*---------------------------- USART CR3 Configuration -----------------------*/ tmpreg = USARTx->CR3; /* Clear CTSE and RTSE bits */ tmpreg &= CR3_CLEAR_Mask; /* Configure the USART HFC -------------------------------------------------*/ /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */ tmpreg |= USART_InitStruct->USART_HardwareFlowControl; /* Write to USART CR3 */ USARTx->CR3 = (uint16_t)tmpreg; /*---------------------------- USART BRR Configuration -----------------------*/ /* Configure the USART Baud Rate -------------------------------------------*/ RCC_GetClocksFreq(&RCC_ClocksStatus); if (usartxbase == USART1_BASE) { apbclock = RCC_ClocksStatus.PCLK2_Frequency; } else { apbclock = RCC_ClocksStatus.PCLK1_Frequency; } /* Determine the integer part */ if ((USARTx->CR1 & CR1_OVER8_Set) != 0) { /* Integer part computing in case Oversampling mode is 8 Samples */ integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate))); } else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */ { /* Integer part computing in case Oversampling mode is 16 Samples */ integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate))); } tmpreg = (integerdivider / 100) << 4; /* Determine the fractional part */ fractionaldivider = integerdivider - (100 * (tmpreg >> 4)); /* Implement the fractional part in the register */ if ((USARTx->CR1 & CR1_OVER8_Set) != 0) { tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07); } else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */ { tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F); } /* Write to USART BRR */ USARTx->BRR = (uint16_t)tmpreg; } /** * @brief Fills each USART_InitStruct member with its default value. * @param USART_InitStruct: pointer to a USART_InitTypeDef structure * which will be initialized. * @retval None */ void USART_StructInit(USART_InitTypeDef* USART_InitStruct) { /* USART_InitStruct members default value */ USART_InitStruct->USART_BaudRate = 9600; USART_InitStruct->USART_WordLength = USART_WordLength_8b; USART_InitStruct->USART_StopBits = USART_StopBits_1; USART_InitStruct->USART_Parity = USART_Parity_No ; USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx; USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None; } /** * @brief Initializes the USARTx peripheral Clock according to the * specified parameters in the USART_ClockInitStruct . * @param USARTx: where x can be 1, 2, 3 to select the USART peripheral. * @param USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef * structure that contains the configuration information for the specified * USART peripheral. * @note The Smart Card and Synchronous modes are not available for UART4 and UART5. * @retval None */ void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct) { uint32_t tmpreg = 0x00; /* Check the parameters */ assert_param(IS_USART_123_PERIPH(USARTx)); assert_param(IS_USART_CLOCK(USART_ClockInitStruct->USART_Clock)); assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL)); assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA)); assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit)); /*---------------------------- USART CR2 Configuration -----------------------*/ tmpreg = USARTx->CR2; /* Clear CLKEN, CPOL, CPHA and LBCL bits */ tmpreg &= CR2_CLOCK_CLEAR_Mask; /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/ /* Set CLKEN bit according to USART_Clock value */ /* Set CPOL bit according to USART_CPOL value */ /* Set CPHA bit according to USART_CPHA value */ /* Set LBCL bit according to USART_LastBit value */ tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit; /* Write to USART CR2 */ USARTx->CR2 = (uint16_t)tmpreg; } /** * @brief Fills each USART_ClockInitStruct member with its default value. * @param USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef * structure which will be initialized. * @retval None */ void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct) { /* USART_ClockInitStruct members default value */ USART_ClockInitStruct->USART_Clock = USART_Clock_Disable; USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low; USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge; USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable; } /** * @brief Enables or disables the specified USART peripheral. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the USARTx peripheral. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected USART by setting the UE bit in the CR1 register */ USARTx->CR1 |= CR1_UE_Set; } else { /* Disable the selected USART by clearing the UE bit in the CR1 register */ USARTx->CR1 &= CR1_UE_Reset; } } /** * @brief Enables or disables the specified USART interrupts. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_IT: specifies the USART interrupt sources to be enabled or disabled. * This parameter can be one of the following values: * @arg USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5) * @arg USART_IT_LBD: LIN Break detection interrupt * @arg USART_IT_TXE: Transmit Data Register empty interrupt * @arg USART_IT_TC: Transmission complete interrupt * @arg USART_IT_RXNE: Receive Data register not empty interrupt * @arg USART_IT_IDLE: Idle line detection interrupt * @arg USART_IT_PE: Parity Error interrupt * @arg USART_IT_ERR: Error interrupt(Frame error, noise error, overrun error) * @param NewState: new state of the specified USARTx interrupts. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState) { uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00; uint32_t usartxbase = 0x00; /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_CONFIG_IT(USART_IT)); assert_param(IS_FUNCTIONAL_STATE(NewState)); /* The CTS interrupt is not available for UART4 and UART5 */ if (USART_IT == USART_IT_CTS) { assert_param(IS_USART_123_PERIPH(USARTx)); } usartxbase = (uint32_t)USARTx; /* Get the USART register index */ usartreg = (((uint8_t)USART_IT) >> 0x05); /* Get the interrupt position */ itpos = USART_IT & IT_Mask; itmask = (((uint32_t)0x01) << itpos); if (usartreg == 0x01) /* The IT is in CR1 register */ { usartxbase += 0x0C; } else if (usartreg == 0x02) /* The IT is in CR2 register */ { usartxbase += 0x10; } else /* The IT is in CR3 register */ { usartxbase += 0x14; } if (NewState != DISABLE) { *(__IO uint32_t*)usartxbase |= itmask; } else { *(__IO uint32_t*)usartxbase &= ~itmask; } } /** * @brief Enables or disables the USART�s DMA interface. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_DMAReq: specifies the DMA request. * This parameter can be any combination of the following values: * @arg USART_DMAReq_Tx: USART DMA transmit request * @arg USART_DMAReq_Rx: USART DMA receive request * @param NewState: new state of the DMA Request sources. * This parameter can be: ENABLE or DISABLE. * @note The DMA mode is not available for UART5 except in the STM32 * High density value line devices(STM32F10X_HD_VL). * @retval None */ void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_DMAREQ(USART_DMAReq)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the DMA transfer for selected requests by setting the DMAT and/or DMAR bits in the USART CR3 register */ USARTx->CR3 |= USART_DMAReq; } else { /* Disable the DMA transfer for selected requests by clearing the DMAT and/or DMAR bits in the USART CR3 register */ USARTx->CR3 &= (uint16_t)~USART_DMAReq; } } /** * @brief Sets the address of the USART node. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_Address: Indicates the address of the USART node. * @retval None */ void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_ADDRESS(USART_Address)); /* Clear the USART address */ USARTx->CR2 &= CR2_Address_Mask; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Set the USART address node */ USARTx->CR2 |= USART_Address; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif } /** * @brief Selects the USART WakeUp method. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_WakeUp: specifies the USART wakeup method. * This parameter can be one of the following values: * @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection * @arg USART_WakeUp_AddressMark: WakeUp by an address mark * @retval None */ void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_WAKEUP(USART_WakeUp)); USARTx->CR1 &= CR1_WAKE_Mask; USARTx->CR1 |= USART_WakeUp; } /** * @brief Determines if the USART is in mute mode or not. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the USART mute mode. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the USART mute mode by setting the RWU bit in the CR1 register */ USARTx->CR1 |= CR1_RWU_Set; } else { /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */ USARTx->CR1 &= CR1_RWU_Reset; } } /** * @brief Sets the USART LIN Break detection length. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_LINBreakDetectLength: specifies the LIN break detection length. * This parameter can be one of the following values: * @arg USART_LINBreakDetectLength_10b: 10-bit break detection * @arg USART_LINBreakDetectLength_11b: 11-bit break detection * @retval None */ void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength)); USARTx->CR2 &= CR2_LBDL_Mask; USARTx->CR2 |= USART_LINBreakDetectLength; } /** * @brief Enables or disables the USART�s LIN mode. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the USART LIN mode. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the LIN mode by setting the LINEN bit in the CR2 register */ USARTx->CR2 |= CR2_LINEN_Set; } else { /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */ USARTx->CR2 &= CR2_LINEN_Reset; } } /** * @brief Transmits single data through the USARTx peripheral. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param Data: the data to transmit. * @retval None */ void USART_SendData(USART_TypeDef* USARTx, uint16_t Data) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_DATA(Data)); /* Transmit Data */ USARTx->DR = (Data & (uint16_t)0x01FF); } /** * @brief Returns the most recent received data by the USARTx peripheral. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @retval The received data. */ uint16_t USART_ReceiveData(USART_TypeDef* USARTx) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); /* Receive Data */ return (uint16_t)(USARTx->DR & (uint16_t)0x01FF); } /** * @brief Transmits break characters. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @retval None */ void USART_SendBreak(USART_TypeDef* USARTx) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); /* Send break characters */ USARTx->CR1 |= CR1_SBK_Set; } /** * @brief Sets the specified USART guard time. * @param USARTx: where x can be 1, 2 or 3 to select the USART peripheral. * @param USART_GuardTime: specifies the guard time. * @note The guard time bits are not available for UART4 and UART5. * @retval None */ void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime) { /* Check the parameters */ assert_param(IS_USART_123_PERIPH(USARTx)); /* Clear the USART Guard time */ USARTx->GTPR &= GTPR_LSB_Mask; /* Set the USART guard time */ USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08); } /** * @brief Sets the system clock prescaler. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_Prescaler: specifies the prescaler clock. * @note The function is used for IrDA mode with UART4 and UART5. * @retval None */ void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); /* Clear the USART prescaler */ USARTx->GTPR &= GTPR_MSB_Mask; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif /* Set the USART prescaler */ USARTx->GTPR |= USART_Prescaler; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif } /** * @brief Enables or disables the USART�s Smart Card mode. * @param USARTx: where x can be 1, 2 or 3 to select the USART peripheral. * @param NewState: new state of the Smart Card mode. * This parameter can be: ENABLE or DISABLE. * @note The Smart Card mode is not available for UART4 and UART5. * @retval None */ void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_123_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the SC mode by setting the SCEN bit in the CR3 register */ USARTx->CR3 |= CR3_SCEN_Set; } else { /* Disable the SC mode by clearing the SCEN bit in the CR3 register */ USARTx->CR3 &= CR3_SCEN_Reset; } } /** * @brief Enables or disables NACK transmission. * @param USARTx: where x can be 1, 2 or 3 to select the USART peripheral. * @param NewState: new state of the NACK transmission. * This parameter can be: ENABLE or DISABLE. * @note The Smart Card mode is not available for UART4 and UART5. * @retval None */ void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_123_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the NACK transmission by setting the NACK bit in the CR3 register */ USARTx->CR3 |= CR3_NACK_Set; } else { /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */ USARTx->CR3 &= CR3_NACK_Reset; } } /** * @brief Enables or disables the USART�s Half Duplex communication. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the USART Communication. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */ USARTx->CR3 |= CR3_HDSEL_Set; } else { /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */ USARTx->CR3 &= CR3_HDSEL_Reset; } } /** * @brief Enables or disables the USART's 8x oversampling mode. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the USART one bit sampling method. * This parameter can be: ENABLE or DISABLE. * @note * This function has to be called before calling USART_Init() * function in order to have correct baudrate Divider value. * @retval None */ void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */ USARTx->CR1 |= CR1_OVER8_Set; } else { /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */ USARTx->CR1 &= CR1_OVER8_Reset; } } /** * @brief Enables or disables the USART's one bit sampling method. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the USART one bit sampling method. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */ USARTx->CR3 |= CR3_ONEBITE_Set; } else { /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */ USARTx->CR3 &= CR3_ONEBITE_Reset; } } /** * @brief Configures the USART's IrDA interface. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_IrDAMode: specifies the IrDA mode. * This parameter can be one of the following values: * @arg USART_IrDAMode_LowPower * @arg USART_IrDAMode_Normal * @retval None */ void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_IRDA_MODE(USART_IrDAMode)); USARTx->CR3 &= CR3_IRLP_Mask; USARTx->CR3 |= USART_IrDAMode; } /** * @brief Enables or disables the USART's IrDA interface. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param NewState: new state of the IrDA mode. * This parameter can be: ENABLE or DISABLE. * @retval None */ void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the IrDA mode by setting the IREN bit in the CR3 register */ USARTx->CR3 |= CR3_IREN_Set; } else { /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */ USARTx->CR3 &= CR3_IREN_Reset; } } /** * @brief Checks whether the specified USART flag is set or not. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_FLAG: specifies the flag to check. * This parameter can be one of the following values: * @arg USART_FLAG_CTS: CTS Change flag (not available for UART4 and UART5) * @arg USART_FLAG_LBD: LIN Break detection flag * @arg USART_FLAG_TXE: Transmit data register empty flag * @arg USART_FLAG_TC: Transmission Complete flag * @arg USART_FLAG_RXNE: Receive data register not empty flag * @arg USART_FLAG_IDLE: Idle Line detection flag * @arg USART_FLAG_ORE: OverRun Error flag * @arg USART_FLAG_NE: Noise Error flag * @arg USART_FLAG_FE: Framing Error flag * @arg USART_FLAG_PE: Parity Error flag * @retval The new state of USART_FLAG (SET or RESET). */ FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_FLAG(USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */ if (USART_FLAG == USART_FLAG_CTS) { assert_param(IS_USART_123_PERIPH(USARTx)); } if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the USARTx's pending flags. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * @arg USART_FLAG_CTS: CTS Change flag (not available for UART4 and UART5). * @arg USART_FLAG_LBD: LIN Break detection flag. * @arg USART_FLAG_TC: Transmission Complete flag. * @arg USART_FLAG_RXNE: Receive data register not empty flag. * * @note * - PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun * error) and IDLE (Idle line detected) flags are cleared by software * sequence: a read operation to USART_SR register (USART_GetFlagStatus()) * followed by a read operation to USART_DR register (USART_ReceiveData()). * - RXNE flag can be also cleared by a read to the USART_DR register * (USART_ReceiveData()). * - TC flag can be also cleared by software sequence: a read operation to * USART_SR register (USART_GetFlagStatus()) followed by a write operation * to USART_DR register (USART_SendData()). * - TXE flag is cleared only by a write to the USART_DR register * (USART_SendData()). * @retval None */ void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG) { /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_CLEAR_FLAG(USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */ if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS) { assert_param(IS_USART_123_PERIPH(USARTx)); } USARTx->SR = (uint16_t)~USART_FLAG; } /** * @brief Checks whether the specified USART interrupt has occurred or not. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_IT: specifies the USART interrupt source to check. * This parameter can be one of the following values: * @arg USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5) * @arg USART_IT_LBD: LIN Break detection interrupt * @arg USART_IT_TXE: Tansmit Data Register empty interrupt * @arg USART_IT_TC: Transmission complete interrupt * @arg USART_IT_RXNE: Receive Data register not empty interrupt * @arg USART_IT_IDLE: Idle line detection interrupt * @arg USART_IT_ORE: OverRun Error interrupt * @arg USART_IT_NE: Noise Error interrupt * @arg USART_IT_FE: Framing Error interrupt * @arg USART_IT_PE: Parity Error interrupt * @retval The new state of USART_IT (SET or RESET). */ ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT) { uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00; ITStatus bitstatus = RESET; /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_GET_IT(USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */ if (USART_IT == USART_IT_CTS) { assert_param(IS_USART_123_PERIPH(USARTx)); } /* Get the USART register index */ usartreg = (((uint8_t)USART_IT) >> 0x05); /* Get the interrupt position */ itmask = USART_IT & IT_Mask; itmask = (uint32_t)0x01 << itmask; if (usartreg == 0x01) /* The IT is in CR1 register */ { itmask &= USARTx->CR1; } else if (usartreg == 0x02) /* The IT is in CR2 register */ { itmask &= USARTx->CR2; } else /* The IT is in CR3 register */ { itmask &= USARTx->CR3; } bitpos = USART_IT >> 0x08; bitpos = (uint32_t)0x01 << bitpos; bitpos &= USARTx->SR; if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /** * @brief Clears the USARTx's interrupt pending bits. * @param USARTx: Select the USART or the UART peripheral. * This parameter can be one of the following values: * USART1, USART2, USART3, UART4 or UART5. * @param USART_IT: specifies the interrupt pending bit to clear. * This parameter can be one of the following values: * @arg USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5) * @arg USART_IT_LBD: LIN Break detection interrupt * @arg USART_IT_TC: Transmission complete interrupt. * @arg USART_IT_RXNE: Receive Data register not empty interrupt. * * @note * - PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun * error) and IDLE (Idle line detected) pending bits are cleared by * software sequence: a read operation to USART_SR register * (USART_GetITStatus()) followed by a read operation to USART_DR register * (USART_ReceiveData()). * - RXNE pending bit can be also cleared by a read to the USART_DR register * (USART_ReceiveData()). * - TC pending bit can be also cleared by software sequence: a read * operation to USART_SR register (USART_GetITStatus()) followed by a write * operation to USART_DR register (USART_SendData()). * - TXE pending bit is cleared only by a write to the USART_DR register * (USART_SendData()). * @retval None */ void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT) { uint16_t bitpos = 0x00, itmask = 0x00; /* Check the parameters */ assert_param(IS_USART_ALL_PERIPH(USARTx)); assert_param(IS_USART_CLEAR_IT(USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */ if (USART_IT == USART_IT_CTS) { assert_param(IS_USART_123_PERIPH(USARTx)); } bitpos = USART_IT >> 0x08; // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wconversion" #endif itmask = ((uint16_t)0x01 << (uint16_t)bitpos); // [ILG] #if defined ( __GNUC__ ) #pragma GCC diagnostic pop #endif USARTx->SR = (uint16_t)~itmask; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: firmware/system/src/stm32f1-stdperiph/stm32f10x_wwdg.c ================================================ /** ****************************************************************************** * @file stm32f10x_wwdg.c * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief This file provides all the WWDG firmware functions. ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * *

© COPYRIGHT 2011 STMicroelectronics

****************************************************************************** */ /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_wwdg.h" #include "stm32f10x_rcc.h" /** @addtogroup STM32F10x_StdPeriph_Driver * @{ */ /** @defgroup WWDG * @brief WWDG driver modules * @{ */ /** @defgroup WWDG_Private_TypesDefinitions * @{ */ /** * @} */ /** @defgroup WWDG_Private_Defines * @{ */ /* ----------- WWDG registers bit address in the alias region ----------- */ #define WWDG_OFFSET (WWDG_BASE - PERIPH_BASE) /* Alias word address of EWI bit */ #define CFR_OFFSET (WWDG_OFFSET + 0x04) #define EWI_BitNumber 0x09 #define CFR_EWI_BB (PERIPH_BB_BASE + (CFR_OFFSET * 32) + (EWI_BitNumber * 4)) /* --------------------- WWDG registers bit mask ------------------------ */ /* CR register bit mask */ #define CR_WDGA_Set ((uint32_t)0x00000080) /* CFR register bit mask */ #define CFR_WDGTB_Mask ((uint32_t)0xFFFFFE7F) #define CFR_W_Mask ((uint32_t)0xFFFFFF80) #define BIT_Mask ((uint8_t)0x7F) /** * @} */ /** @defgroup WWDG_Private_Macros * @{ */ /** * @} */ /** @defgroup WWDG_Private_Variables * @{ */ /** * @} */ /** @defgroup WWDG_Private_FunctionPrototypes * @{ */ /** * @} */ /** @defgroup WWDG_Private_Functions * @{ */ /** * @brief Deinitializes the WWDG peripheral registers to their default reset values. * @param None * @retval None */ void WWDG_DeInit(void) { RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE); RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE); } /** * @brief Sets the WWDG Prescaler. * @param WWDG_Prescaler: specifies the WWDG Prescaler. * This parameter can be one of the following values: * @arg WWDG_Prescaler_1: WWDG counter clock = (PCLK1/4096)/1 * @arg WWDG_Prescaler_2: WWDG counter clock = (PCLK1/4096)/2 * @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4 * @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8 * @retval None */ void WWDG_SetPrescaler(uint32_t WWDG_Prescaler) { uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler)); /* Clear WDGTB[1:0] bits */ tmpreg = WWDG->CFR & CFR_WDGTB_Mask; /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */ tmpreg |= WWDG_Prescaler; /* Store the new value */ WWDG->CFR = tmpreg; } /** * @brief Sets the WWDG window value. * @param WindowValue: specifies the window value to be compared to the downcounter. * This parameter value must be lower than 0x80. * @retval None */ void WWDG_SetWindowValue(uint8_t WindowValue) { __IO uint32_t tmpreg = 0; /* Check the parameters */ assert_param(IS_WWDG_WINDOW_VALUE(WindowValue)); /* Clear W[6:0] bits */ tmpreg = WWDG->CFR & CFR_W_Mask; /* Set W[6:0] bits according to WindowValue value */ tmpreg |= WindowValue & (uint32_t) BIT_Mask; /* Store the new value */ WWDG->CFR = tmpreg; } /** * @brief Enables the WWDG Early Wakeup interrupt(EWI). * @param None * @retval None */ void WWDG_EnableIT(void) { *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE; } /** * @brief Sets the WWDG counter value. * @param Counter: specifies the watchdog counter value. * This parameter must be a number between 0x40 and 0x7F. * @retval None */ void WWDG_SetCounter(uint8_t Counter) { /* Check the parameters */ assert_param(IS_WWDG_COUNTER(Counter)); /* Write to T[6:0] bits to configure the counter value, no need to do a read-modify-write; writing a 0 to WDGA bit does nothing */ WWDG->CR = Counter & BIT_Mask; } /** * @brief Enables WWDG and load the counter value. * @param Counter: specifies the watchdog counter value. * This parameter must be a number between 0x40 and 0x7F. * @retval None */ void WWDG_Enable(uint8_t Counter) { /* Check the parameters */ assert_param(IS_WWDG_COUNTER(Counter)); WWDG->CR = CR_WDGA_Set | Counter; } /** * @brief Checks whether the Early Wakeup interrupt flag is set or not. * @param None * @retval The new state of the Early Wakeup interrupt flag (SET or RESET) */ FlagStatus WWDG_GetFlagStatus(void) { return (FlagStatus)(WWDG->SR); } /** * @brief Clears Early Wakeup interrupt flag. * @param None * @retval None */ void WWDG_ClearFlag(void) { WWDG->SR = (uint32_t)RESET; } /** * @} */ /** * @} */ /** * @} */ /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ ================================================ FILE: gui/ServoGui.py ================================================ #!/usr/bin/python from Tkinter import Tk, Label, BOTH, Y, LEFT, RIGHT, X, RAISED, SUNKEN, StringVar, END, DISABLED, NORMAL, TOP from ttk import Frame, Button, Entry, OptionMenu import serial import serial.tools.list_ports import threading import Queue import time import matplotlib from matplotlib.backends.backend_tkagg import FigureCanvasTkAgg, NavigationToolbar2TkAgg # implement the default mpl key bindings from matplotlib.backend_bases import key_press_handler from matplotlib.figure import Figure matplotlib.use('TkAgg') drivesettings = [ "commutationMethod", "inputMethod", "encoder_PPR", "encoder_poles", "encoder_counts_per_step", "pid_Kp", "pid_Ki", "pid_Kd", "pid_FF1", "pid_FF2", "pid_deadband", "usart_baud", "max_current", "max_error", "invert_dirstepena", "commutation_offset" ] class SerialThread(threading.Thread): def __init__(self, queue, writequeue, ser): threading.Thread.__init__(self) self.ser = ser self.queue = queue self.writequeue = writequeue self.buffer = "" def stop(self): self.running = False def run(self): self.running = True while self.running: while self.ser.inWaiting(): ch = self.ser.read(1) if ch == '\n' or ch == '\r': self.queue.put(self.buffer) self.buffer = "" else: self.buffer += ch while self.writequeue.qsize(): try: line = self.writequeue.get() self.ser.write(line) except Queue.Empty: pass class topFrame(Frame): def __init__(self, parent): Frame.__init__(self, parent) self.parent = parent self.setUI() def setUI(self): self.parent.title("ServoGui") self.pack(fill=BOTH, expand=1) self.comPort = StringVar(self) self.laststrm = StringVar(self) settingFrame = Frame(self, borderwidth=1, relief=RAISED) settingFrame.pack(fill=Y, side=LEFT) Label(settingFrame, width=50, text="Port Settings", bg="green", fg="black").pack(fill=X) ports = self.getComPorts() w = apply(OptionMenu, (settingFrame, self.comPort) + tuple(ports)) w.pack(fill=X) BaudFrame = Frame(settingFrame) BaudFrame.pack(fill=X) Label(BaudFrame, text="Baud:").pack(side=LEFT) self.baud_entry = Entry(BaudFrame, width=15, validate="focusout", validatecommand=self.baudValidate) self.baud_entry.pack(side=LEFT, expand=True) self.baud_entry.insert(0, "115200") Button(settingFrame, text="Open Port", command=self.openPort). pack(fill=X) Button(settingFrame, text="Close Port", command=self.closePort). pack(fill=X) StreamFrame = Frame(settingFrame) StreamFrame.pack() self.btnStartStream = Button(StreamFrame, text="Start Stream", command=self.startStream, state=DISABLED) self.btnStopStream = Button(StreamFrame, text="Stop Stream", command=self.stopStream, state=DISABLED) self.btnGetConfig = Button(StreamFrame, text="Get Config", command=self.getConfig, state=DISABLED) self.btnStartStream.pack(side=LEFT) self.btnStopStream.pack(side=LEFT) self.btnGetConfig.pack(side=LEFT) self.queue = Queue.Queue() self.writequeue = Queue.Queue() Label(settingFrame, width=50, text="Drive Settings", bg="green", fg="black").pack(fill=X) DriveSettingsFrame = Frame(settingFrame, relief=SUNKEN) DriveSettingsFrame.pack(fill=X) driveSettingsFrames = [] self.driveSettingsEntries = [] for drivesetting in drivesettings: driveSettingsFrames.append(Frame(DriveSettingsFrame)) driveSettingsFrames[-1].pack(fill=X) Label(driveSettingsFrames[-1], text=drivesetting).pack(side=LEFT) self.driveSettingsEntries.append(Entry(driveSettingsFrames[-1])) self.driveSettingsEntries[-1].pack(side=RIGHT) Button(DriveSettingsFrame, text="Send to drive", command=self.sendConfig).pack(fill=X) Button(DriveSettingsFrame, text="Save config in drive", command=self.saveConfig).pack(fill=X) Label(settingFrame, width=50, textvariable=self.laststrm, bg="green", fg="black").pack(fill=X) # MatplotLib stuff f = Figure(figsize=(5, 4), dpi=100) self.a = f.add_subplot(411) self.a.set_title("Requested and actual position") self.b = f.add_subplot(412) self.b.set_title("Error") self.c = f.add_subplot(413) self.c.set_title("Current meas ADC value") self.d = f.add_subplot(414) self.d.set_title("HALL") self.canvas = FigureCanvasTkAgg(f, master=self) self.canvas.show() self.canvas.get_tk_widget().pack(side=TOP, fill=BOTH, expand=1) toolbar = NavigationToolbar2TkAgg(self.canvas, self) toolbar.update() self.canvas._tkcanvas.pack(side=TOP, fill=BOTH, expand=1) self.hall = [] self.encoder_count = [] self.pos_error = [] self.requested_position = [] self.requested_delta = [] self.adc_value = [] self.pid_output = [] self.a.set_autoscaley_on(True) self.encoder_line, = self.a.plot([], []) self.error_line, = self.d.plot([], []) self.reqpos_line, = self.a.plot([], []) self.ADC_line, = self.c.plot([], []) self.hall_line, = self.d.plot([], []) self.pwm_line, = self.b.plot([], []) self.updateCanvas() def baudValidate(self): sVal = self.baud_entry.get() try: iVal = int(sVal) except ValueError: print "Illegal baud value" self.baud_entry.delete(0, END) self.baud_entry.insert(0, "115200") return False return True def openPort(self): try: self.ser = serial.Serial(self.comPort.get(), int(self.baud_entry.get()), timeout=0) except serial.SerialException: print "unable to open" return self.btnStartStream['state'] = NORMAL self.btnStopStream['state'] = NORMAL self.btnGetConfig['state'] = NORMAL self.thread = SerialThread(self.queue, self.writequeue, self.ser) self.thread.daemon = True self.thread.start() self.process_serial() def closePort(self): self.thread.stop() self.thread.join() self.ser.closePort() self.btnStartStream['state'] = DISABLED self.btnStopStream['state'] = DISABLED self.btnGetConfig['state'] = DISABLED def process_serial(self): while self.queue.qsize(): try: line = self.queue.get() self.handleLine(line) except Queue.Empty: pass self.after(100, self.process_serial) def startStream(self): self.writequeue.put(b"STREAM START \r") def stopStream(self): self.writequeue.put(b"STREAM DIE \r") def getConfig(self): self.writequeue.put(b"GET\r") def saveConfig(self): self.writequeue.put(b"SAVE \r") def sendConfig(self): for setting in drivesettings: dataToSend = b"SET " + setting + " " + self.driveSettingsEntries[drivesettings.index(setting)].get() + "\r" print dataToSend self.writequeue.put(dataToSend) time.sleep(0.2) def getComPorts(self): ports = serial.tools.list_ports.comports() portNames = [] for port in ports: portNames.append(port[0]) return portNames def handleLine(self, line): line = line.replace(" ", "") line = line.replace("/n", "") line = line.replace("/r", "") parts = line.split(":") if len(parts) > 1: if parts[0] == "STR": self.handleStr(parts[1]) return if parts[0] in drivesettings: self.driveSettingsEntries[drivesettings.index(parts[0])].delete(0, END) self.driveSettingsEntries[drivesettings.index(parts[0])].insert(0, parts[1]) def handleStr(self, strm): # format of the stream line: STR:hall;count;requestedPosition;requestedDelta;error parts = strm.split(";") self.laststrm.set(strm) self.hall.append(int(parts[0])) if len(self.hall) > 5000: self.hall.pop(0) self.encoder_count.append(parts[1]) if len(self.encoder_count) > 5000: self.encoder_count.pop(0) self.requested_position.append(parts[2]) if len(self.requested_position) > 5000: self.requested_position.pop(0) self.requested_delta.append(parts[3]) if len(self.requested_delta) > 5000: self.requested_delta.pop(0) self.pos_error.append(parts[4]) if len(self.pos_error) > 5000: self.pos_error.pop(0) self.adc_value.append(parts[5]) if len(self.adc_value) > 5000: self.adc_value.pop(0) self.pid_output.append(parts[6]) if len(self.pid_output) > 5000: self.pid_output.pop(0) def updateCanvas(self): self.encoder_line.set_xdata(range(len(self.encoder_count))) self.encoder_line.set_ydata(self.encoder_count) self.error_line.set_xdata(range(len(self.pos_error))) self.error_line.set_ydata(self.pos_error) self.reqpos_line.set_xdata(range(len(self.requested_position))) self.reqpos_line.set_ydata(self.requested_position) self.ADC_line.set_xdata(range(len(self.adc_value))) self.ADC_line.set_ydata(self.adc_value) self.hall_line.set_xdata(range(len(self.hall))) self.hall_line.set_ydata(self.hall) self.pwm_line.set_xdata(range(len(self.pid_output))) self.pwm_line.set_ydata(self.pid_output) self.a.relim() self.a.autoscale_view() self.b.relim() self.b.autoscale_view() self.c.relim() self.c.autoscale_view() self.d.relim() self.d.autoscale_view() self.canvas.draw() self.after(100, self.updateCanvas) def main(): root = Tk() root.geometry("300x280+300+300") app = topFrame(root) root.mainloop() if __name__ == '__main__': main() ================================================ FILE: gui/__init__.py ================================================ # -*- coding: utf-8 -*- ================================================ FILE: gui/servogui.nja ================================================ { "mainFile": "ServoGui.py", "use-tabs": false, "venv": "", "relatedProjects": [], "name": "ServoGui", "license": "GNU General Public License v3", "url": "", "pythonPath": "python", "preExecScript": "", "additional_builtins": [], "programParams": "", "indentation": 4, "PYTHONPATH": "", "supported-extensions": [ ".py", ".html", ".jpg", ".png", ".ui", ".css", ".json", ".js", ".ini" ], "project-type": "", "postExecScript": "", "description": "" } ================================================ FILE: hardware/bldc_control_v2/bldc_control_ver2.kicad_pcb ================================================ (kicad_pcb (version 20160815) (host pcbnew "(2017-01-20 revision 2de913797)-master") (general (links 164) (no_connects 0) (area 145.924999 87.924999 244.075001 126.075001) (thickness 1.6) (drawings 14) (tracks 797) (zones 0) (modules 63) (nets 76) ) (page A4) (layers (0 F.Cu signal hide) (31 B.Cu signal hide) (32 B.Adhes user) (33 F.Adhes user) (34 B.Paste user) (35 F.Paste user) (36 B.SilkS user) (37 F.SilkS user) (38 B.Mask user) (39 F.Mask user) (40 Dwgs.User user) (41 Cmts.User user) (42 Eco1.User user) (43 Eco2.User user) (44 Edge.Cuts user) (45 Margin user) (46 B.CrtYd user) (47 F.CrtYd user) (48 B.Fab user) (49 F.Fab user hide) ) (setup (last_trace_width 0.5) (user_trace_width 0.3) (user_trace_width 0.4) (user_trace_width 0.5) (user_trace_width 1) (user_trace_width 1.5) (user_trace_width 2) (trace_clearance 0.2) (zone_clearance 0.508) (zone_45_only no) (trace_min 0.2) (segment_width 0.2) (edge_width 0.15) (via_size 1) (via_drill 0.6) (via_min_size 0.4) (via_min_drill 0.3) (uvia_size 0.3) (uvia_drill 0.1) (uvias_allowed no) (uvia_min_size 0.2) (uvia_min_drill 0.1) (pcb_text_width 0.3) (pcb_text_size 1.5 1.5) (mod_edge_width 0.15) (mod_text_size 1 1) (mod_text_width 0.15) (pad_size 1.524 1.524) (pad_drill 0.762) (pad_to_mask_clearance 0.2) (aux_axis_origin 146 88) (grid_origin 146 88) (visible_elements FFFEFF3F) (pcbplotparams (layerselection 0x010f8_ffffffff) (usegerberextensions true) (excludeedgelayer true) (linewidth 0.100000) (plotframeref false) (viasonmask false) (mode 1) (useauxorigin true) (hpglpennumber 1) (hpglpenspeed 20) (hpglpendiameter 15) (psnegative false) (psa4output false) (plotreference true) (plotvalue false) (plotinvisibletext false) (padsonsilk false) (subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 0) (scaleselection 1) (outputdirectory output/)) ) (net 0 "") (net 1 +5V) (net 2 GND) (net 3 "Net-(C4-Pad1)") (net 4 "Net-(C5-Pad1)") (net 5 /HALL_SUPPLY) (net 6 "Net-(D1-Pad2)") (net 7 /LED0) (net 8 "Net-(D2-Pad2)") (net 9 /LED1) (net 10 "Net-(D3-Pad2)") (net 11 /LED2) (net 12 "Net-(IC1-Pad2)") (net 13 /ENA_COM) (net 14 /ENA) (net 15 "Net-(IC2-Pad2)") (net 16 /STEP_COM) (net 17 /STEP) (net 18 "Net-(IC3-Pad2)") (net 19 /DIR_COM) (net 20 /DIR) (net 21 "Net-(IC4-Pad2)") (net 22 /ENC_A) (net 23 "Net-(IC5-Pad2)") (net 24 /ENC_B) (net 25 /DIR_I) (net 26 /STEP_I) (net 27 /ENA_I) (net 28 /H_A) (net 29 /L_A) (net 30 /H_B) (net 31 /L_B) (net 32 /H_C) (net 33 /L_C) (net 34 /MEAS_BUS) (net 35 /HALL_C) (net 36 /HALL_B) (net 37 /HALL_A) (net 38 /USART_RX) (net 39 /USART_TX) (net 40 /SWDIO) (net 41 /SWCLK) (net 42 "Net-(R14-Pad1)") (net 43 "Net-(R16-Pad2)") (net 44 /ENC_SUPPLY) (net 45 /ENC_B_3V3) (net 46 /ENC_A_3V3) (net 47 /DIR_3V3) (net 48 /STEP_3V3) (net 49 /ENA_3V3) (net 50 "Net-(IC4-Pad3)") (net 51 "Net-(IC5-Pad3)") (net 52 /B_IN) (net 53 /A_IN) (net 54 "Net-(R22-Pad1)") (net 55 +3V3) (net 56 "Net-(P5-Pad3)") (net 57 "Net-(P5-Pad4)") (net 58 "Net-(DD1-Pad8)") (net 59 "Net-(DD1-Pad9)") (net 60 "Net-(DD1-Pad10)") (net 61 "Net-(DD1-Pad14)") (net 62 "Net-(DD1-Pad15)") (net 63 "Net-(DD1-Pad16)") (net 64 "Net-(U2-Pad12)") (net 65 "Net-(U2-Pad13)") (net 66 "Net-(U2-Pad18)") (net 67 "Net-(U2-Pad19)") (net 68 "Net-(U2-Pad25)") (net 69 "Net-(U2-Pad32)") (net 70 "Net-(U2-Pad33)") (net 71 /TDI) (net 72 "Net-(U2-Pad39)") (net 73 "Net-(U2-Pad40)") (net 74 "Net-(U2-Pad41)") (net 75 "Net-(U2-Pad46)") (net_class Default "This is the default net class." (clearance 0.2) (trace_width 0.25) (via_dia 1) (via_drill 0.6) (uvia_dia 0.3) (uvia_drill 0.1) (add_net +3V3) (add_net +5V) (add_net /A_IN) (add_net /B_IN) (add_net /DIR) (add_net /DIR_3V3) (add_net /DIR_COM) (add_net /DIR_I) (add_net /ENA) (add_net /ENA_3V3) (add_net /ENA_COM) (add_net /ENA_I) (add_net /ENC_A) (add_net /ENC_A_3V3) (add_net /ENC_B) (add_net /ENC_B_3V3) (add_net /ENC_SUPPLY) (add_net /HALL_A) (add_net /HALL_B) (add_net /HALL_C) (add_net /HALL_SUPPLY) (add_net /H_A) (add_net /H_B) (add_net /H_C) (add_net /LED0) (add_net /LED1) (add_net /LED2) (add_net /L_A) (add_net /L_B) (add_net /L_C) (add_net /MEAS_BUS) (add_net /STEP) (add_net /STEP_3V3) (add_net /STEP_COM) (add_net /STEP_I) (add_net /SWCLK) (add_net /SWDIO) (add_net /TDI) (add_net /USART_RX) (add_net /USART_TX) (add_net GND) (add_net "Net-(C4-Pad1)") (add_net "Net-(C5-Pad1)") (add_net "Net-(D1-Pad2)") (add_net "Net-(D2-Pad2)") (add_net "Net-(D3-Pad2)") (add_net "Net-(DD1-Pad10)") (add_net "Net-(DD1-Pad14)") (add_net "Net-(DD1-Pad15)") (add_net "Net-(DD1-Pad16)") (add_net "Net-(DD1-Pad8)") (add_net "Net-(DD1-Pad9)") (add_net "Net-(IC1-Pad2)") (add_net "Net-(IC2-Pad2)") (add_net "Net-(IC3-Pad2)") (add_net "Net-(IC4-Pad2)") (add_net "Net-(IC4-Pad3)") (add_net "Net-(IC5-Pad2)") (add_net "Net-(IC5-Pad3)") (add_net "Net-(P5-Pad3)") (add_net "Net-(P5-Pad4)") (add_net "Net-(R14-Pad1)") (add_net "Net-(R16-Pad2)") (add_net "Net-(R22-Pad1)") (add_net "Net-(U2-Pad12)") (add_net "Net-(U2-Pad13)") (add_net "Net-(U2-Pad18)") (add_net "Net-(U2-Pad19)") (add_net "Net-(U2-Pad25)") (add_net "Net-(U2-Pad32)") (add_net "Net-(U2-Pad33)") (add_net "Net-(U2-Pad39)") (add_net "Net-(U2-Pad40)") (add_net "Net-(U2-Pad41)") (add_net "Net-(U2-Pad46)") ) (module Connectors_JST:JST_PH_B8B-PH-K_08x2.00mm_Straight (layer F.Cu) (tedit 58AB2AD8) (tstamp 58AB885E) (at 175.5 108.8) (descr "JST PH series connector, B8B-PH-K, top entry type, through hole, Datasheet: http://www.jst-mfg.com/product/pdf/eng/ePH.pdf") (tags "connector jst ph") (path /562A9C7D) (fp_text reference P4 (at 1.5 -2.8) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X08 (at 7 3.8) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 2 4.4) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 16.45 -2.2) (end -2.45 -2.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 16.45 3.3) (end 16.45 -2.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.45 3.3) (end 16.45 3.3) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.45 -2.2) (end -2.45 3.3) (layer F.CrtYd) (width 0.05)) (fp_line (start 15.95 -1.7) (end -1.95 -1.7) (layer F.Fab) (width 0.1)) (fp_line (start 15.95 2.8) (end 15.95 -1.7) (layer F.Fab) (width 0.1)) (fp_line (start -1.95 2.8) (end 15.95 2.8) (layer F.Fab) (width 0.1)) (fp_line (start -1.95 -1.7) (end -1.95 2.8) (layer F.Fab) (width 0.1)) (fp_line (start -2.35 -2.1) (end -2.35 -0.85) (layer F.Fab) (width 0.1)) (fp_line (start -1.1 -2.1) (end -2.35 -2.1) (layer F.Fab) (width 0.1)) (fp_line (start -2.35 -2.1) (end -2.35 -0.85) (layer F.SilkS) (width 0.12)) (fp_line (start -1.1 -2.1) (end -2.35 -2.1) (layer F.SilkS) (width 0.12)) (fp_line (start 13 2.3) (end 13 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 13.1 1.8) (end 13.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 12.9 1.8) (end 13.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 12.9 2.3) (end 12.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 11 2.3) (end 11 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 11.1 1.8) (end 11.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 10.9 1.8) (end 11.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 10.9 2.3) (end 10.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 9 2.3) (end 9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 9.1 1.8) (end 9.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 8.9 1.8) (end 9.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 8.9 2.3) (end 8.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 7 2.3) (end 7 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 7.1 1.8) (end 7.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 6.9 1.8) (end 7.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 6.9 2.3) (end 6.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 5 2.3) (end 5 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 5.1 1.8) (end 5.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 4.9 1.8) (end 5.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 4.9 2.3) (end 4.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 3 2.3) (end 3 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 3.1 1.8) (end 3.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 2.9 1.8) (end 3.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 2.9 2.3) (end 2.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 1 2.3) (end 1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 1.1 1.8) (end 1.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 0.9 1.8) (end 1.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 0.9 2.3) (end 0.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start -0.3 -1.9) (end -0.6 -1.9) (layer F.SilkS) (width 0.12)) (fp_line (start -0.6 -2) (end -0.6 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start -0.3 -2) (end -0.6 -2) (layer F.SilkS) (width 0.12)) (fp_line (start -0.3 -1.8) (end -0.3 -2) (layer F.SilkS) (width 0.12)) (fp_line (start 16.05 0.8) (end 15.45 0.8) (layer F.SilkS) (width 0.12)) (fp_line (start 16.05 -0.5) (end 15.45 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 0.8) (end -1.45 0.8) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 -0.5) (end -1.45 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start 13.5 -1.2) (end 13.5 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 15.45 -1.2) (end 13.5 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start 15.45 2.3) (end 15.45 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start -1.45 2.3) (end 15.45 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start -1.45 -1.2) (end -1.45 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 0.5 -1.2) (end -1.45 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start 0.5 -1.8) (end 0.5 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start 16.05 -1.8) (end -2.05 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 16.05 2.9) (end 16.05 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 2.9) (end 16.05 2.9) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 -1.8) (end -2.05 2.9) (layer F.SilkS) (width 0.12)) (pad 8 thru_hole oval (at 14 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 2 GND)) (pad 7 thru_hole oval (at 12 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 1 +5V)) (pad 6 thru_hole oval (at 10 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 33 /L_C)) (pad 5 thru_hole oval (at 8 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 32 /H_C)) (pad 4 thru_hole oval (at 6 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 31 /L_B)) (pad 3 thru_hole oval (at 4 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 30 /H_B)) (pad 2 thru_hole oval (at 2 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 29 /L_A)) (pad 1 thru_hole rect (at 0 0) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 28 /H_A)) (model Connectors_JST.3dshapes/JST_PH_B8B-PH-K_08x2.00mm_Straight.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Connectors_JST:JST_PH_B4B-PH-K_04x2.00mm_Straight (layer F.Cu) (tedit 58AB2C73) (tstamp 58AB45A9) (at 238.8 102.3 270) (descr "JST PH series connector, B4B-PH-K, top entry type, through hole, Datasheet: http://www.jst-mfg.com/product/pdf/eng/ePH.pdf") (tags "connector jst ph") (path /562C8FFA) (fp_text reference P1 (at -3.5 0 360) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 3 3.8 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 3 1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 8.45 -2.2) (end -2.45 -2.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 8.45 3.3) (end 8.45 -2.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.45 3.3) (end 8.45 3.3) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.45 -2.2) (end -2.45 3.3) (layer F.CrtYd) (width 0.05)) (fp_line (start 7.95 -1.7) (end -1.95 -1.7) (layer F.Fab) (width 0.1)) (fp_line (start 7.95 2.8) (end 7.95 -1.7) (layer F.Fab) (width 0.1)) (fp_line (start -1.95 2.8) (end 7.95 2.8) (layer F.Fab) (width 0.1)) (fp_line (start -1.95 -1.7) (end -1.95 2.8) (layer F.Fab) (width 0.1)) (fp_line (start -2.35 -2.1) (end -2.35 -0.85) (layer F.Fab) (width 0.1)) (fp_line (start -1.1 -2.1) (end -2.35 -2.1) (layer F.Fab) (width 0.1)) (fp_line (start -2.35 -2.1) (end -2.35 -0.85) (layer F.SilkS) (width 0.12)) (fp_line (start -1.1 -2.1) (end -2.35 -2.1) (layer F.SilkS) (width 0.12)) (fp_line (start 5 2.3) (end 5 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 5.1 1.8) (end 5.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 4.9 1.8) (end 5.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 4.9 2.3) (end 4.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 3 2.3) (end 3 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 3.1 1.8) (end 3.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 2.9 1.8) (end 3.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 2.9 2.3) (end 2.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 1 2.3) (end 1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 1.1 1.8) (end 1.1 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 0.9 1.8) (end 1.1 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 0.9 2.3) (end 0.9 1.8) (layer F.SilkS) (width 0.12)) (fp_line (start -0.3 -1.9) (end -0.6 -1.9) (layer F.SilkS) (width 0.12)) (fp_line (start -0.6 -2) (end -0.6 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start -0.3 -2) (end -0.6 -2) (layer F.SilkS) (width 0.12)) (fp_line (start -0.3 -1.8) (end -0.3 -2) (layer F.SilkS) (width 0.12)) (fp_line (start 8.05 0.8) (end 7.45 0.8) (layer F.SilkS) (width 0.12)) (fp_line (start 8.05 -0.5) (end 7.45 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 0.8) (end -1.45 0.8) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 -0.5) (end -1.45 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start 5.5 -1.2) (end 5.5 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 7.45 -1.2) (end 5.5 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start 7.45 2.3) (end 7.45 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start -1.45 2.3) (end 7.45 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start -1.45 -1.2) (end -1.45 2.3) (layer F.SilkS) (width 0.12)) (fp_line (start 0.5 -1.2) (end -1.45 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start 0.5 -1.8) (end 0.5 -1.2) (layer F.SilkS) (width 0.12)) (fp_line (start 8.05 -1.8) (end -2.05 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start 8.05 2.9) (end 8.05 -1.8) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 2.9) (end 8.05 2.9) (layer F.SilkS) (width 0.12)) (fp_line (start -2.05 -1.8) (end -2.05 2.9) (layer F.SilkS) (width 0.12)) (pad 4 thru_hole oval (at 6 0 270) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 2 GND)) (pad 3 thru_hole oval (at 4 0 270) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 44 /ENC_SUPPLY)) (pad 2 thru_hole oval (at 2 0 270) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 53 /A_IN)) (pad 1 thru_hole rect (at 0 0 270) (size 1.2 1.7) (drill 0.7) (layers *.Cu *.Mask) (net 52 /B_IN)) (model Connectors_JST.3dshapes/JST_PH_B4B-PH-K_04x2.00mm_Straight.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Connectors_JST:JST_XH_B05B-XH-A_05x2.50mm_Straight (layer F.Cu) (tedit 58A23614) (tstamp 58AB4528) (at 220.4 120.6 180) (descr "JST XH series connector, B05B-XH-A, top entry type, through hole") (tags "connector jst xh tht top vertical 2.50mm") (path /562ADE31) (fp_text reference P6 (at 5 -3.5 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X05 (at 5 4.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 5 2.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.85 -2.75) (end -2.85 -0.25) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -2.75) (end -2.85 -2.75) (layer F.Fab) (width 0.1)) (fp_line (start -2.85 -2.75) (end -2.85 -0.25) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -2.75) (end -2.85 -2.75) (layer F.SilkS) (width 0.12)) (fp_line (start 11.8 2.75) (end 5 2.75) (layer F.SilkS) (width 0.12)) (fp_line (start 11.8 -0.2) (end 11.8 2.75) (layer F.SilkS) (width 0.12)) (fp_line (start 12.55 -0.2) (end 11.8 -0.2) (layer F.SilkS) (width 0.12)) (fp_line (start -1.8 2.75) (end 5 2.75) (layer F.SilkS) (width 0.12)) (fp_line (start -1.8 -0.2) (end -1.8 2.75) (layer F.SilkS) (width 0.12)) (fp_line (start -2.55 -0.2) (end -1.8 -0.2) (layer F.SilkS) (width 0.12)) (fp_line (start 12.55 -2.45) (end 10.75 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start 12.55 -1.7) (end 12.55 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start 10.75 -1.7) (end 12.55 -1.7) (layer F.SilkS) (width 0.12)) (fp_line (start 10.75 -2.45) (end 10.75 -1.7) (layer F.SilkS) (width 0.12)) (fp_line (start -0.75 -2.45) (end -2.55 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start -0.75 -1.7) (end -0.75 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start -2.55 -1.7) (end -0.75 -1.7) (layer F.SilkS) (width 0.12)) (fp_line (start -2.55 -2.45) (end -2.55 -1.7) (layer F.SilkS) (width 0.12)) (fp_line (start 9.25 -2.45) (end 0.75 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start 9.25 -1.7) (end 9.25 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start 0.75 -1.7) (end 9.25 -1.7) (layer F.SilkS) (width 0.12)) (fp_line (start 0.75 -2.45) (end 0.75 -1.7) (layer F.SilkS) (width 0.12)) (fp_line (start 12.55 -2.45) (end -2.55 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start 12.55 3.5) (end 12.55 -2.45) (layer F.SilkS) (width 0.12)) (fp_line (start -2.55 3.5) (end 12.55 3.5) (layer F.SilkS) (width 0.12)) (fp_line (start -2.55 -2.45) (end -2.55 3.5) (layer F.SilkS) (width 0.12)) (fp_line (start 12.9 -2.85) (end -2.95 -2.85) (layer F.CrtYd) (width 0.05)) (fp_line (start 12.9 3.9) (end 12.9 -2.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.95 3.9) (end 12.9 3.9) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.95 -2.85) (end -2.95 3.9) (layer F.CrtYd) (width 0.05)) (fp_line (start 12.45 -2.35) (end -2.45 -2.35) (layer F.Fab) (width 0.1)) (fp_line (start 12.45 3.4) (end 12.45 -2.35) (layer F.Fab) (width 0.1)) (fp_line (start -2.45 3.4) (end 12.45 3.4) (layer F.Fab) (width 0.1)) (fp_line (start -2.45 -2.35) (end -2.45 3.4) (layer F.Fab) (width 0.1)) (pad 5 thru_hole circle (at 10 0 180) (size 1.75 1.75) (drill 0.9) (layers *.Cu *.Mask) (net 37 /HALL_A)) (pad 4 thru_hole circle (at 7.5 0 180) (size 1.75 1.75) (drill 0.9) (layers *.Cu *.Mask) (net 36 /HALL_B)) (pad 3 thru_hole circle (at 5 0 180) (size 1.75 1.75) (drill 0.9) (layers *.Cu *.Mask) (net 35 /HALL_C)) (pad 2 thru_hole circle (at 2.5 0 180) (size 1.75 1.75) (drill 0.9) (layers *.Cu *.Mask) (net 5 /HALL_SUPPLY)) (pad 1 thru_hole rect (at 0 0 180) (size 1.75 1.75) (drill 0.9) (layers *.Cu *.Mask) (net 2 GND)) (model Connectors_JST.3dshapes/JST_XH_B05B-XH-A_05x2.50mm_Straight.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AA844E) (tstamp 58AB28B8) (at 190.9 114.1 90) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562AB863) (attr smd) (fp_text reference C1 (at 0 -1.5 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2BBB) (tstamp 58AB28A9) (at 192.6 114.1 90) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562AB8FF) (attr smd) (fp_text reference C2 (at 2.6 0.7 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2B49) (tstamp 58AB289A) (at 197 106.2 180) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562AB935) (attr smd) (fp_text reference C3 (at 0 1.4 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -0.75 0 180) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at 0.75 0 180) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2B3E) (tstamp 58AB288B) (at 200.229 89.81) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562AA19F) (attr smd) (fp_text reference C4 (at 2.571 -0.01) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 18p (at 0 1.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 0.75 0) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 3 "Net-(C4-Pad1)")) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2B21) (tstamp 58AB287C) (at 179.782 89.81 180) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562AA1DA) (attr smd) (fp_text reference C5 (at 2.682 -0.09 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 18p (at 0 1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -0.75 0 180) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 4 "Net-(C5-Pad1)")) (pad 2 smd rect (at 0.75 0 180) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2B30) (tstamp 58AB286D) (at 181.8 96.6 270) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562AB984) (attr smd) (fp_text reference C6 (at 2.7 0 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AA844E) (tstamp 58AB285E) (at 220.9 110.6 90) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562B3C99) (attr smd) (fp_text reference C7 (at 0 -1.5 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 5 /HALL_SUPPLY)) (pad 2 smd rect (at 0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2E1B) (tstamp 58AB284F) (at 227.8 110.7) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /58ACBA93) (attr smd) (fp_text reference C15 (at -2.1 -0.5 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 0.75 0) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 44 /ENC_SUPPLY)) (pad 1 smd rect (at -0.75 0) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2BAB) (tstamp 58AB2840) (at 199.8 117 90) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /5726C050) (attr smd) (fp_text reference C17 (at 0 1.6 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at 0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2B27) (tstamp 58AB2831) (at 178.55 96.6 270) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562CC5BC) (attr smd) (fp_text reference C14 (at 3.1 -0.05 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2DE7) (tstamp 58AB2822) (at 234 94.3 180) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562CC4EF) (attr smd) (fp_text reference C13 (at -2.9 0 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -0.75 0 180) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at 0.75 0 180) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0603 (layer F.Cu) (tedit 58AB2B2B) (tstamp 58AB2813) (at 180.2 96.6 270) (descr "Capacitor SMD 0603, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0603") (path /562CC429) (attr smd) (fp_text reference C12 (at 3.1 0 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.4 0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.4 0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end -1.4 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.4 -0.65) (end 1.4 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.35 0.6) (end -0.35 0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.35 -0.6) (end 0.35 -0.6) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Capacitors_SMD.3dshapes/C_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0805 (layer F.Cu) (tedit 58AB2B42) (tstamp 58AB2804) (at 201.5625 94.1915 180) (descr "Capacitor SMD 0805, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0805") (path /562CC87A) (attr smd) (fp_text reference C10 (at -0.0375 1.5915 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10µ (at 0 1.75 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.75 0.87) (end -1.75 0.87) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 0.87) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -0.88) (end -1.75 0.87) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -0.88) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.5 0.85) (end 0.5 0.85) (layer F.SilkS) (width 0.12)) (fp_line (start 0.5 -0.85) (end -0.5 -0.85) (layer F.SilkS) (width 0.12)) (fp_line (start -1 -0.62) (end 1 -0.62) (layer F.Fab) (width 0.1)) (fp_line (start 1 -0.62) (end 1 0.62) (layer F.Fab) (width 0.1)) (fp_line (start 1 0.62) (end -1 0.62) (layer F.Fab) (width 0.1)) (fp_line (start -1 0.62) (end -1 -0.62) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 1 0 180) (size 1 1.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -1 0 180) (size 1 1.25) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Capacitors_SMD.3dshapes/C_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0805 (layer F.Cu) (tedit 58AA8463) (tstamp 58AB27F5) (at 181.61 103.886 180) (descr "Capacitor SMD 0805, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0805") (path /562AB9BC) (attr smd) (fp_text reference C8 (at 0 -1.5 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10µ (at 0 1.75 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user %R (at 0 -1.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1 0.62) (end -1 -0.62) (layer F.Fab) (width 0.1)) (fp_line (start 1 0.62) (end -1 0.62) (layer F.Fab) (width 0.1)) (fp_line (start 1 -0.62) (end 1 0.62) (layer F.Fab) (width 0.1)) (fp_line (start -1 -0.62) (end 1 -0.62) (layer F.Fab) (width 0.1)) (fp_line (start 0.5 -0.85) (end -0.5 -0.85) (layer F.SilkS) (width 0.12)) (fp_line (start -0.5 0.85) (end 0.5 0.85) (layer F.SilkS) (width 0.12)) (fp_line (start -1.75 -0.88) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -0.88) (end -1.75 0.87) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 0.87) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 0.87) (end -1.75 0.87) (layer F.CrtYd) (width 0.05)) (pad 1 smd rect (at -1 0 180) (size 1 1.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at 1 0 180) (size 1 1.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_0805 (layer F.Cu) (tedit 58AA8463) (tstamp 58AB27E6) (at 197.2 97.1) (descr "Capacitor SMD 0805, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 0805") (path /562AB9F9) (attr smd) (fp_text reference C9 (at 0 -1.5) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10µ (at 0 1.75) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.75 0.87) (end -1.75 0.87) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 0.87) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -0.88) (end -1.75 0.87) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -0.88) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.5 0.85) (end 0.5 0.85) (layer F.SilkS) (width 0.12)) (fp_line (start 0.5 -0.85) (end -0.5 -0.85) (layer F.SilkS) (width 0.12)) (fp_line (start -1 -0.62) (end 1 -0.62) (layer F.Fab) (width 0.1)) (fp_line (start 1 -0.62) (end 1 0.62) (layer F.Fab) (width 0.1)) (fp_line (start 1 0.62) (end -1 0.62) (layer F.Fab) (width 0.1)) (fp_line (start -1 0.62) (end -1 -0.62) (layer F.Fab) (width 0.1)) (fp_text user %R (at 0 -1.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (pad 2 smd rect (at 1 0) (size 1 1.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -1 0) (size 1 1.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Capacitors_SMD.3dshapes/C_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module LEDs:LED_0603 (layer F.Cu) (tedit 58AB2B7B) (tstamp 58AB26C3) (at 222.2 90.445 90) (descr "LED 0603 smd package") (tags "LED led 0603 SMD smd SMT smt smdled SMDLED smtled SMTLED") (path /562ACE41) (attr smd) (fp_text reference D1 (at -2.055 0.2 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value LED (at 0 1.35 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.45 -0.65) (end 1.45 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.45 0.65) (end -1.45 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.45 0.65) (end -1.45 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.45 -0.65) (end 1.45 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.5) (end 0.8 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -1.3 0.5) (end 0.8 0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.15 -0.2) (end 0.15 0.2) (layer F.Fab) (width 0.1)) (fp_line (start 0.15 0.2) (end -0.15 0) (layer F.Fab) (width 0.1)) (fp_line (start -0.15 0) (end 0.15 -0.2) (layer F.Fab) (width 0.1)) (fp_line (start -0.2 -0.2) (end -0.2 0.2) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.5) (end -1.3 0.5) (layer F.SilkS) (width 0.12)) (pad 1 smd rect (at -0.8 0 270) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask) (net 7 /LED0)) (pad 2 smd rect (at 0.8 0 270) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(D1-Pad2)")) (model LEDs.3dshapes/LED_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module LEDs:LED_0603 (layer F.Cu) (tedit 58AB2B80) (tstamp 58AB26B4) (at 217.12 90.445 90) (descr "LED 0603 smd package") (tags "LED led 0603 SMD smd SMT smt smdled SMDLED smtled SMTLED") (path /562ACF1B) (attr smd) (fp_text reference D2 (at -2.055 -0.22 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value LED (at 0 1.35 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.3 -0.5) (end -1.3 0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -0.2 -0.2) (end -0.2 0.2) (layer F.Fab) (width 0.1)) (fp_line (start -0.15 0) (end 0.15 -0.2) (layer F.Fab) (width 0.1)) (fp_line (start 0.15 0.2) (end -0.15 0) (layer F.Fab) (width 0.1)) (fp_line (start 0.15 -0.2) (end 0.15 0.2) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 0.5) (end 0.8 0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -1.3 -0.5) (end 0.8 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start 1.45 -0.65) (end 1.45 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.45 0.65) (end -1.45 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.45 0.65) (end -1.45 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.45 -0.65) (end 1.45 -0.65) (layer F.CrtYd) (width 0.05)) (pad 2 smd rect (at 0.8 0 270) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(D2-Pad2)")) (pad 1 smd rect (at -0.8 0 270) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask) (net 9 /LED1)) (model LEDs.3dshapes/LED_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module LEDs:LED_0603 (layer F.Cu) (tedit 58AB2B61) (tstamp 58AB26A5) (at 212.04 90.445 90) (descr "LED 0603 smd package") (tags "LED led 0603 SMD smd SMT smt smdled SMDLED smtled SMTLED") (path /562ACF67) (attr smd) (fp_text reference D3 (at 0.745 -1.74 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value LED (at 0 1.35 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.45 -0.65) (end 1.45 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.45 0.65) (end -1.45 -0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.45 0.65) (end -1.45 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.45 -0.65) (end 1.45 0.65) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.5) (end 0.8 -0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -1.3 0.5) (end 0.8 0.5) (layer F.SilkS) (width 0.12)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.15 -0.2) (end 0.15 0.2) (layer F.Fab) (width 0.1)) (fp_line (start 0.15 0.2) (end -0.15 0) (layer F.Fab) (width 0.1)) (fp_line (start -0.15 0) (end 0.15 -0.2) (layer F.Fab) (width 0.1)) (fp_line (start -0.2 -0.2) (end -0.2 0.2) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.5) (end -1.3 0.5) (layer F.SilkS) (width 0.12)) (pad 1 smd rect (at -0.8 0 270) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask) (net 11 /LED2)) (pad 2 smd rect (at 0.8 0 270) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask) (net 10 "Net-(D3-Pad2)")) (model LEDs.3dshapes/LED_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2BA1) (tstamp 58AB24A8) (at 213.31 113.94 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562AE768) (attr smd) (fp_text reference R13 (at 2.84 -0.01 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 5 /HALL_SUPPLY)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 35 /HALL_C)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2AB0) (tstamp 58AB2499) (at 153.62 119.02 270) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562B644A) (attr smd) (fp_text reference R1 (at -2.72 0.02 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 12 "Net-(IC1-Pad2)")) (pad 2 smd rect (at 0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 27 /ENA_I)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2ABA) (tstamp 58AB248A) (at 157.43 119.02 270) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562C394E) (attr smd) (fp_text reference R2 (at -2.72 -0.07 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 26 /STEP_I)) (pad 1 smd rect (at -0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 15 "Net-(IC2-Pad2)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2AC1) (tstamp 58AB247B) (at 161.24 119.02 270) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562C3A95) (attr smd) (fp_text reference R3 (at -2.72 0.04 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 18 "Net-(IC3-Pad2)")) (pad 2 smd rect (at 0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 25 /DIR_I)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B55) (tstamp 58AB246C) (at 219.533 105.812) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562C3ABF) (attr smd) (fp_text reference R4 (at 2.367 -0.012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 42 "Net-(R14-Pad1)")) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 21 "Net-(IC4-Pad2)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B51) (tstamp 58AB245D) (at 208.738 106.066) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562C3FEF) (attr smd) (fp_text reference R5 (at 2.362 0.034) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 23 "Net-(IC5-Pad2)")) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 54 "Net-(R22-Pad1)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B95) (tstamp 58AB244E) (at 208.23 113.94 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562AE5D5) (attr smd) (fp_text reference R6 (at 2.34 -0.03 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 5 /HALL_SUPPLY)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 37 /HALL_A)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B9B) (tstamp 58AB243F) (at 210.77 113.94 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562AE709) (attr smd) (fp_text reference R7 (at 2.34 0.03 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 36 /HALL_B)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 5 /HALL_SUPPLY)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58307A47) (tstamp 58AB2430) (at 152.6 99.95) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /58AD1569) (attr smd) (fp_text reference R8 (at 0 -1.9) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 14 /ENA)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B1C) (tstamp 58AB2421) (at 166.5 93.1 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /58AD164B) (attr smd) (fp_text reference R9 (at -2.5 0 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 17 /STEP)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58307A47) (tstamp 58AB2412) (at 167.3 110) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /58AD1742) (attr smd) (fp_text reference R10 (at 0 -1.9) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 20 /DIR)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B5D) (tstamp 58AB2403) (at 209.373 91.969) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /58AD5ADC) (attr smd) (fp_text reference R12 (at -2.973 0.031) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 24 /ENC_B)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2E31) (tstamp 58AB23F4) (at 232.487 110.511) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D0B9) (attr smd) (fp_text reference R14 (at 2.113 -0.011 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 44 /ENC_SUPPLY)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 42 "Net-(R14-Pad1)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58307A47) (tstamp 58AB23E5) (at 180.2 92.8 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562AA08B) (attr smd) (fp_text reference R16 (at 0 -1.9 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 43 "Net-(R16-Pad2)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B71) (tstamp 58AB23D6) (at 224.74 90.445 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562AD0DF) (attr smd) (fp_text reference R17 (at 0.045 1.66 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(D1-Pad2)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B6C) (tstamp 58AB23C7) (at 219.66 90.445 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562AD077) (attr smd) (fp_text reference R18 (at -2.055 0.04 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(D2-Pad2)")) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2B65) (tstamp 58AB23B8) (at 214.58 90.445 90) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /562ACFE4) (attr smd) (fp_text reference R19 (at -2.855 0.12 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 220 (at 0 1.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0 90) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 10 "Net-(D3-Pad2)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2E22) (tstamp 58AB23A9) (at 232.487 106.447) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D27C) (attr smd) (fp_text reference R20 (at -2.787 0.053) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 50 "Net-(IC4-Pad3)")) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 53 /A_IN)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2E12) (tstamp 58AB239A) (at 232.487 104.415) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D336) (attr smd) (fp_text reference R21 (at -2.787 -0.015) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 50 "Net-(IC4-Pad3)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2E0C) (tstamp 58AB238B) (at 232.487 102.383) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D3F1) (attr smd) (fp_text reference R22 (at -2.787 0.017) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 54 "Net-(R22-Pad1)")) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 44 /ENC_SUPPLY)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2E03) (tstamp 58AB237C) (at 232.487 100.351) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D4BF) (attr smd) (fp_text reference R23 (at -2.787 0.049) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 52 /B_IN)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 54 "Net-(R22-Pad1)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2DF2) (tstamp 58AB236D) (at 232.487 98.319) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D580) (attr smd) (fp_text reference R24 (at -2.787 0.081) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 51 "Net-(IC5-Pad3)")) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 52 /B_IN)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2DED) (tstamp 58AB235E) (at 232.487 96.287) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D644) (attr smd) (fp_text reference R25 (at -2.787 0.113) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 51 "Net-(IC5-Pad3)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2DEA) (tstamp 58AB234F) (at 226.7 95.9 270) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /58AD5500) (attr smd) (fp_text reference R11 (at -2.1 -0.8 360) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10k (at 0 1.9 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 0.75 0 270) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 22 /ENC_A)) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0603 (layer F.Cu) (tedit 58AB2E2A) (tstamp 58AB2340) (at 232.487 108.479) (descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0603") (path /5725D1BF) (attr smd) (fp_text reference R15 (at -2.787 0.021) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 1.9) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -0.5 -0.675) (end 0.5 -0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 0.5 0.675) (end -0.5 0.675) (layer F.SilkS) (width 0.15)) (fp_line (start 1.3 -0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end -1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 0.8) (end 1.3 0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -0.8) (end 1.3 -0.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.8 -0.4) (end 0.8 -0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 -0.4) (end 0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start 0.8 0.4) (end -0.8 0.4) (layer F.Fab) (width 0.1)) (fp_line (start -0.8 0.4) (end -0.8 -0.4) (layer F.Fab) (width 0.1)) (pad 2 smd rect (at 0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 53 /A_IN)) (pad 1 smd rect (at -0.75 0) (size 0.5 0.9) (layers F.Cu F.Paste F.Mask) (net 42 "Net-(R14-Pad1)")) (model Resistors_SMD.3dshapes/R_0603.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module TO_SOT_Packages_SMD:SOT-223-3Lead_TabPin2 (layer F.Cu) (tedit 5891A32E) (tstamp 58AB232B) (at 188.7579 119.4137 180) (descr "module CMS SOT223 4 pins") (tags "CMS SOT") (path /562A9DDA) (attr smd) (fp_text reference U1 (at 0 -4.5 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NCP1117ST33T3G (at 0 4.5 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.85 -3.35) (end 1.85 3.35) (layer F.Fab) (width 0.1)) (fp_line (start -1.85 3.35) (end 1.85 3.35) (layer F.Fab) (width 0.1)) (fp_line (start -4.1 -3.41) (end 1.91 -3.41) (layer F.SilkS) (width 0.12)) (fp_line (start -0.85 -3.35) (end 1.85 -3.35) (layer F.Fab) (width 0.1)) (fp_line (start -1.85 3.41) (end 1.91 3.41) (layer F.SilkS) (width 0.12)) (fp_line (start -1.85 -2.35) (end -1.85 3.35) (layer F.Fab) (width 0.1)) (fp_line (start -1.85 -2.35) (end -0.85 -3.35) (layer F.Fab) (width 0.1)) (fp_line (start -4.4 -3.6) (end -4.4 3.6) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.4 3.6) (end 4.4 3.6) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.4 3.6) (end 4.4 -3.6) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.4 -3.6) (end -4.4 -3.6) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.91 -3.41) (end 1.91 -2.15) (layer F.SilkS) (width 0.12)) (fp_line (start 1.91 3.41) (end 1.91 2.15) (layer F.SilkS) (width 0.12)) (pad 1 smd rect (at -3.15 -2.3 180) (size 2 1.5) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 3 smd rect (at -3.15 2.3 180) (size 2 1.5) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at -3.15 0 180) (size 2 1.5) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at 3.15 0 180) (size 2 3.8) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model TO_SOT_Packages_SMD.3dshapes/SOT-223.wrl (at (xyz 0 0 0)) (scale (xyz 0.4 0.4 0.4)) (rotate (xyz 0 0 90)) ) ) (module Power_Integrations:SMD-8 (layer F.Cu) (tedit 562CD33C) (tstamp 562BAC63) (at 152.4 106.68) (descr "SMD-8 Surface Mount 300mil 8pin Dual In Line Package") (tags "Power Integrations G Package") (path /562B5114) (fp_text reference IC1 (at 0 0) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 6N136 (at -0.1905 1.5875) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 2.413 3.302) (end 2.667 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 3.302) (end 0.127 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 3.302) (end -2.413 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 -3.302) (end -2.413 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 -3.302) (end 0.127 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 2.413 -3.302) (end 2.667 -3.302) (layer F.SilkS) (width 0.15)) (fp_circle (center -4.064 2.159) (end -3.81 2.159) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 1.016) (end -5.08 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -5.08 -1.016) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -4.064 0) (angle 90) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -5.08 -1.016) (angle 90) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 3.302) (end 4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 3.302) (end -4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 5.08 3.302) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at -1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 12 "Net-(IC1-Pad2)")) (pad 3 smd rect (at 1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 13 /ENA_COM)) (pad 4 smd rect (at 3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 5 smd rect (at 3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 6 smd rect (at 1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 14 /ENA)) (pad 7 smd rect (at -1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 8 smd rect (at -3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) ) (module Power_Integrations:SMD-8 (layer F.Cu) (tedit 562CD337) (tstamp 562BAC6F) (at 159.97 94.89) (descr "SMD-8 Surface Mount 300mil 8pin Dual In Line Package") (tags "Power Integrations G Package") (path /562C3931) (fp_text reference IC2 (at 0 0) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 6N136 (at 0.127 1.524) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 2.413 3.302) (end 2.667 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 3.302) (end 0.127 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 3.302) (end -2.413 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 -3.302) (end -2.413 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 -3.302) (end 0.127 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 2.413 -3.302) (end 2.667 -3.302) (layer F.SilkS) (width 0.15)) (fp_circle (center -4.064 2.159) (end -3.81 2.159) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 1.016) (end -5.08 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -5.08 -1.016) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -4.064 0) (angle 90) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -5.08 -1.016) (angle 90) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 3.302) (end 4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 3.302) (end -4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 5.08 3.302) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at -1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 15 "Net-(IC2-Pad2)")) (pad 3 smd rect (at 1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 16 /STEP_COM)) (pad 4 smd rect (at 3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 5 smd rect (at 3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 6 smd rect (at 1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 17 /STEP)) (pad 7 smd rect (at -1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 8 smd rect (at -3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) ) (module Power_Integrations:SMD-8 (layer F.Cu) (tedit 562D38DA) (tstamp 562BAC7B) (at 167.59 116.861) (descr "SMD-8 Surface Mount 300mil 8pin Dual In Line Package") (tags "Power Integrations G Package") (path /562C3A78) (fp_text reference IC3 (at -0.254 0.587) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 6N136 (at 0 0) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 2.413 3.302) (end 2.667 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 3.302) (end 0.127 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 3.302) (end -2.413 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 -3.302) (end -2.413 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 -3.302) (end 0.127 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 2.413 -3.302) (end 2.667 -3.302) (layer F.SilkS) (width 0.15)) (fp_circle (center -4.064 2.159) (end -3.81 2.159) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 1.016) (end -5.08 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -5.08 -1.016) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -4.064 0) (angle 90) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -5.08 -1.016) (angle 90) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 3.302) (end 4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 3.302) (end -4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 5.08 3.302) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at -1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 18 "Net-(IC3-Pad2)")) (pad 3 smd rect (at 1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 19 /DIR_COM)) (pad 4 smd rect (at 3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 5 smd rect (at 3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 6 smd rect (at 1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 20 /DIR)) (pad 7 smd rect (at -1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 8 smd rect (at -3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) ) (module Power_Integrations:SMD-8 (layer F.Cu) (tedit 562CD38D) (tstamp 562BAC87) (at 220.041 98.7) (descr "SMD-8 Surface Mount 300mil 8pin Dual In Line Package") (tags "Power Integrations G Package") (path /562C3AA2) (fp_text reference IC4 (at 2.794 -0.254) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 6N136 (at 0 0) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 2.413 3.302) (end 2.667 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 3.302) (end 0.127 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 3.302) (end -2.413 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 -3.302) (end -2.413 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 -3.302) (end 0.127 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 2.413 -3.302) (end 2.667 -3.302) (layer F.SilkS) (width 0.15)) (fp_circle (center -4.064 2.159) (end -3.81 2.159) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 1.016) (end -5.08 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -5.08 -1.016) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -4.064 0) (angle 90) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -5.08 -1.016) (angle 90) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 3.302) (end 4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 3.302) (end -4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 5.08 3.302) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at -1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 21 "Net-(IC4-Pad2)")) (pad 3 smd rect (at 1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 50 "Net-(IC4-Pad3)")) (pad 4 smd rect (at 3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 5 smd rect (at 3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 6 smd rect (at 1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 22 /ENC_A)) (pad 7 smd rect (at -1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 8 smd rect (at -3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) ) (module Power_Integrations:SMD-8 (layer F.Cu) (tedit 562CD38A) (tstamp 562BAC93) (at 209.5 98.7) (descr "SMD-8 Surface Mount 300mil 8pin Dual In Line Package") (tags "Power Integrations G Package") (path /562C3FD4) (fp_text reference IC5 (at -2.8575 1.2065) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 6N136 (at 0 0) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 2.413 3.302) (end 2.667 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 3.302) (end 0.127 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 3.302) (end -2.413 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -2.667 -3.302) (end -2.413 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -0.127 -3.302) (end 0.127 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 2.413 -3.302) (end 2.667 -3.302) (layer F.SilkS) (width 0.15)) (fp_circle (center -4.064 2.159) (end -3.81 2.159) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 1.016) (end -5.08 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -5.08 -1.016) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -4.064 0) (angle 90) (layer F.SilkS) (width 0.15)) (fp_arc (start -5.08 0) (end -5.08 -1.016) (angle 90) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 3.302) (end 4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 3.302) (end -4.572 3.302) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -3.302) (end -4.572 -3.302) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -3.302) (end 5.08 3.302) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at -1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 23 "Net-(IC5-Pad2)")) (pad 3 smd rect (at 1.27 4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 51 "Net-(IC5-Pad3)")) (pad 4 smd rect (at 3.6322 4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask)) (pad 5 smd rect (at 3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 6 smd rect (at 1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 24 /ENC_B)) (pad 7 smd rect (at -1.27 -4.318) (size 1.524 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 8 smd rect (at -3.6322 -4.318) (size 1.1684 2.032) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) ) (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 562CD3CD) (tstamp 562BACA2) (at 226.01 113.94 90) (descr "Through hole pin header") (tags "pin header") (path /562B2EC3) (fp_text reference P2 (at -0.1905 7.493 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 0 -3.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 +5V)) (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 44 /ENC_SUPPLY)) (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 55 +3V3)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03.wrl (at (xyz 0 -0.1 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x06 (layer F.Cu) (tedit 5725EFE6) (tstamp 562BACAC) (at 168.86 124.1 270) (descr "Through hole pin header") (tags "pin header") (path /562CAF01) (fp_text reference P3 (at -0.0127 15.0876 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X06 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 14.45) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 14.45) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 14.45) (end 1.75 14.45) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.27 1.27) (end 1.27 13.97) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 13.97) (end -1.27 13.97) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 13.97) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 19 /DIR_COM)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 25 /DIR_I)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 16 /STEP_COM)) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 26 /STEP_I)) (pad 5 thru_hole oval (at 0 10.16 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 13 /ENA_COM)) (pad 6 thru_hole oval (at 0 12.7 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 27 /ENA_I)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x06.wrl (at (xyz 0 -0.25 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x04 (layer F.Cu) (tedit 562CD43E) (tstamp 562BACC0) (at 204.42 109.26 270) (descr "Through hole pin header") (tags "pin header") (path /562AB1AB) (fp_text reference P5 (at -2.3895 -0.1135) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 9.4) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 8.89) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 34 /MEAS_BUS)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 56 "Net-(P5-Pad3)")) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 57 "Net-(P5-Pad4)")) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x04.wrl (at (xyz 0 -0.15 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x04 (layer F.Cu) (tedit 5725EFE3) (tstamp 562BACD1) (at 181.56 124.1 270) (descr "Through hole pin header") (tags "pin header") (path /562B1330) (fp_text reference P7 (at 0.2667 -3.0734) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 9.4) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 8.89) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 55 +3V3)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 38 /USART_RX)) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 39 /USART_TX)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x04.wrl (at (xyz 0 -0.15 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm (layer F.Cu) (tedit 5725EF66) (tstamp 562BAD92) (at 189.23 100.33 270) (descr "48 LEAD LQFP 7x7mm (see MICREL LQFP7x7-48LD-PL-1.pdf)") (tags "QFP 0.5") (path /562A9BF0) (attr smd) (fp_text reference U2 (at 5.9011 3.2885) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value STM32F103C8 (at 0.127 0.1905 270) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -5.25 -5.25) (end -5.25 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start 5.25 -5.25) (end 5.25 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -5.25 -5.25) (end 5.25 -5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -5.25 5.25) (end 5.25 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.625 -3.625) (end -3.625 -3.1) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 -3.625) (end 3.625 -3.1) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 3.625) (end 3.625 3.1) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 3.625) (end -3.625 3.1) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 -3.625) (end -3.1 -3.625) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 3.625) (end -3.1 3.625) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 3.625) (end 3.1 3.625) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 -3.625) (end 3.1 -3.625) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 -3.1) (end -5 -3.1) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -4.35 -2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 2 smd rect (at -4.35 -2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 7 /LED0)) (pad 3 smd rect (at -4.35 -1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 9 /LED1)) (pad 4 smd rect (at -4.35 -1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 11 /LED2)) (pad 5 smd rect (at -4.35 -0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 3 "Net-(C4-Pad1)")) (pad 6 smd rect (at -4.35 -0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 4 "Net-(C5-Pad1)")) (pad 7 smd rect (at -4.35 0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 43 "Net-(R16-Pad2)")) (pad 8 smd rect (at -4.35 0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 9 smd rect (at -4.35 1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 10 smd rect (at -4.35 1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 46 /ENC_A_3V3)) (pad 11 smd rect (at -4.35 2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 45 /ENC_B_3V3)) (pad 12 smd rect (at -4.35 2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 64 "Net-(U2-Pad12)")) (pad 13 smd rect (at -2.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 65 "Net-(U2-Pad13)")) (pad 14 smd rect (at -2.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 34 /MEAS_BUS)) (pad 15 smd rect (at -1.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 49 /ENA_3V3)) (pad 16 smd rect (at -1.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 48 /STEP_3V3)) (pad 17 smd rect (at -0.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 47 /DIR_3V3)) (pad 18 smd rect (at -0.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 66 "Net-(U2-Pad18)")) (pad 19 smd rect (at 0.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 67 "Net-(U2-Pad19)")) (pad 20 smd rect (at 0.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 21 smd rect (at 1.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 39 /USART_TX)) (pad 22 smd rect (at 1.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 38 /USART_RX)) (pad 23 smd rect (at 2.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 24 smd rect (at 2.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 25 smd rect (at 4.35 2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 68 "Net-(U2-Pad25)")) (pad 26 smd rect (at 4.35 2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 29 /L_A)) (pad 27 smd rect (at 4.35 1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 31 /L_B)) (pad 28 smd rect (at 4.35 1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 33 /L_C)) (pad 29 smd rect (at 4.35 0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 28 /H_A)) (pad 30 smd rect (at 4.35 0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 30 /H_B)) (pad 31 smd rect (at 4.35 -0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 32 /H_C)) (pad 32 smd rect (at 4.35 -0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 69 "Net-(U2-Pad32)")) (pad 33 smd rect (at 4.35 -1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 70 "Net-(U2-Pad33)")) (pad 34 smd rect (at 4.35 -1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 40 /SWDIO)) (pad 35 smd rect (at 4.35 -2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 36 smd rect (at 4.35 -2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 37 smd rect (at 2.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 41 /SWCLK)) (pad 38 smd rect (at 2.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 71 /TDI)) (pad 39 smd rect (at 1.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 72 "Net-(U2-Pad39)")) (pad 40 smd rect (at 1.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 73 "Net-(U2-Pad40)")) (pad 41 smd rect (at 0.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 74 "Net-(U2-Pad41)")) (pad 42 smd rect (at 0.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 37 /HALL_A)) (pad 43 smd rect (at -0.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 36 /HALL_B)) (pad 44 smd rect (at -0.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 45 smd rect (at -1.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 35 /HALL_C)) (pad 46 smd rect (at -1.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 75 "Net-(U2-Pad46)")) (pad 47 smd rect (at -2.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 48 smd rect (at -2.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Housings_QFP.3dshapes/LQFP-48_7x7mm_Pitch0.5mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeC_EIA-6032_Reflow (layer F.Cu) (tedit 58AB2C3A) (tstamp 562CAA1E) (at 195.911 116.7594 90) (descr "Tantal Cap. , Size C, EIA-6032, Reflow") (tags "Tantal Capacitor Size-C EIA-6032 Reflow") (path /562CB9E7) (attr smd) (fp_text reference C11 (at -4.8406 -0.011 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP2 (at 0 2.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 4 -2) (end -4 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4 -2) (end -4 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4 2) (end 4 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4 2) (end 4 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3 1.7) (end -3.5 1.7) (layer F.SilkS) (width 0.15)) (fp_line (start 3 -1.7) (end -3.5 -1.7) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 2.47 0 90) (size 2.37 2.23) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -2.47 0 90) (size 2.37 2.23) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeC_EIA-6032_Reflow.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5725EFED) (tstamp 5725A310) (at 168.9997 92.8072 90) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5726BD38) (attr smd) (fp_text reference C16 (at 0.1524 2.1844 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 100n (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SSOP:SSOP-24_5.3x8.2mm_Pitch0.65mm (layer F.Cu) (tedit 5725EF53) (tstamp 5725A332) (at 172.67 99.97) (descr "24-Lead Plastic Shrink Small Outline (SS)-5.30 mm Body [SSOP] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SSOP 0.65") (path /572666EB) (attr smd) (fp_text reference DD1 (at 0.0508 5.3086) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value SN74LVC8T245 (at 0 5.25) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.75 -4.5) (end -4.75 4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.75 -4.5) (end 4.75 4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.75 -4.5) (end 4.75 -4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.75 4.5) (end 4.75 4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.875 -4.325) (end -2.875 -4.025) (layer F.SilkS) (width 0.15)) (fp_line (start 2.875 -4.325) (end 2.875 -4.025) (layer F.SilkS) (width 0.15)) (fp_line (start 2.875 4.325) (end 2.875 4.025) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 4.325) (end -2.875 4.025) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 -4.325) (end 2.875 -4.325) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 4.325) (end 2.875 4.325) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 -4.025) (end -4.475 -4.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6 -3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at -3.6 -2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 3 smd rect (at -3.6 -2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 14 /ENA)) (pad 4 smd rect (at -3.6 -1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 17 /STEP)) (pad 5 smd rect (at -3.6 -0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 20 /DIR)) (pad 6 smd rect (at -3.6 -0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 22 /ENC_A)) (pad 7 smd rect (at -3.6 0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 24 /ENC_B)) (pad 8 smd rect (at -3.6 0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 58 "Net-(DD1-Pad8)")) (pad 9 smd rect (at -3.6 1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 59 "Net-(DD1-Pad9)")) (pad 10 smd rect (at -3.6 2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 60 "Net-(DD1-Pad10)")) (pad 11 smd rect (at -3.6 2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 12 smd rect (at -3.6 3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 13 smd rect (at 3.6 3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 14 smd rect (at 3.6 2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 61 "Net-(DD1-Pad14)")) (pad 15 smd rect (at 3.6 2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 62 "Net-(DD1-Pad15)")) (pad 16 smd rect (at 3.6 1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 63 "Net-(DD1-Pad16)")) (pad 17 smd rect (at 3.6 0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 45 /ENC_B_3V3)) (pad 18 smd rect (at 3.6 0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 46 /ENC_A_3V3)) (pad 19 smd rect (at 3.6 -0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 47 /DIR_3V3)) (pad 20 smd rect (at 3.6 -0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 48 /STEP_3V3)) (pad 21 smd rect (at 3.6 -1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 49 /ENA_3V3)) (pad 22 smd rect (at 3.6 -2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 23 smd rect (at 3.6 -2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (pad 24 smd rect (at 3.6 -3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 55 +3V3)) (model Housings_SSOP.3dshapes/SSOP-24_5.3x8.2mm_Pitch0.65mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Crystals:Crystal_HC49-SD_SMD (layer F.Cu) (tedit 58AB2B3A) (tstamp 5725A691) (at 190 91 180) (descr "Crystal, Quarz, HC49-SD, SMD,") (tags "Crystal, Quarz, HC49-SD, SMD,") (path /562AA11F) (attr smd) (fp_text reference X1 (at 0 0 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 8MHz (at 2.54 5.08 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 0.8509 0) (layer F.Adhes) (width 0.381)) (fp_circle (center 0 0) (end 0.50038 0) (layer F.Adhes) (width 0.381)) (fp_circle (center 0 0) (end 0.14986 0.0508) (layer F.Adhes) (width 0.381)) (fp_line (start -5.84962 2.49936) (end 5.84962 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 5.84962 -2.49936) (end -5.84962 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 5.84962 2.49936) (end 5.84962 1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 5.84962 -2.49936) (end 5.84962 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start -5.84962 2.49936) (end -5.84962 1.651) (layer F.SilkS) (width 0.15)) (fp_line (start -5.84962 -2.49936) (end -5.84962 -1.651) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -4.84886 0 180) (size 5.6007 2.10058) (layers F.Cu F.Paste F.Mask) (net 3 "Net-(C4-Pad1)")) (pad 2 smd rect (at 4.84886 0 180) (size 5.6007 2.10058) (layers F.Cu F.Paste F.Mask) (net 4 "Net-(C5-Pad1)")) ) (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 5725EFC8) (tstamp 5725AA7F) (at 218.39 113.94 90) (descr "Through hole pin header") (tags "pin header") (path /57264900) (fp_text reference P8 (at 0.1397 -2.4384 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 0 -3.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 +5V)) (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 5 /HALL_SUPPLY)) (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 55 +3V3)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03.wrl (at (xyz 0 -0.1 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module jst-ph:jst-ph-JST-PH4 (layer F.Cu) (tedit 5725F6FC) (tstamp 5725F2E2) (at 201.2196 100.8463 270) (path /562B0392) (attr virtual) (fp_text reference P9 (at 2.0508 2.4257 270) (layer B.SilkS) hide (effects (font (size 1.27 1.27) (thickness 0.0889)) (justify mirror)) ) (fp_text value CONN_01X04 (at 3.53314 2.86258 270) (layer B.SilkS) (effects (font (size 1.27 1.27) (thickness 0.0889))) ) (fp_line (start -4.94792 1.69926) (end -1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -1.94818 1.69926) (end 1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start 1.94818 1.69926) (end 4.94792 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -2.79908) (end 4.94792 -2.79908) (layer F.SilkS) (width 0.127)) (fp_line (start 4.94792 -2.79908) (end 4.94792 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.94792 -0.59944) (end 4.94792 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start 4.94792 0.29972) (end 4.94792 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -2.79908) (end -4.94792 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -0.59944) (end -4.94792 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 0.29972) (end -4.94792 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 -2.19964) (end 4.34848 -2.19964) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 -2.19964) (end -4.34848 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 -0.59944) (end -4.34848 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 0.29972) (end -4.34848 1.09982) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 1.09982) (end -1.94818 1.09982) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 -2.19964) (end 4.34848 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 -0.59944) (end 4.34848 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 0.29972) (end 4.34848 1.09982) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 0.29972) (end -4.34848 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -0.59944) (end -4.34848 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 -0.59944) (end 4.94792 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 0.29972) (end 4.94792 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -1.94818 1.09982) (end -1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start 1.94818 1.09982) (end 1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start 1.94818 1.09982) (end 4.34848 1.09982) (layer F.SilkS) (width 0.127)) (pad 1 thru_hole circle (at 2.99974 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 40 /SWDIO)) (pad 2 thru_hole circle (at 0.99822 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 41 /SWCLK)) (pad 3 thru_hole circle (at -0.99822 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 55 +3V3)) (pad 4 thru_hole circle (at -2.99974 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) ) (gr_text "magnetic\nencoder" (at 239.7 116.3 90) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text "hall-\nsensors" (at 228.7 121.3) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text "power driver" (at 181.6 113) (layer F.SilkS) (effects (font (size 1.2 1.2) (thickness 0.2))) ) (gr_text USART (at 178.131 121.306) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text DR (at 171.527 124.1 90) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text ST (at 161.748 121.814) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text "EN\n" (at 156.16 121.814) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_line (start 146 88) (end 146 126) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 88) (end 244 126) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_text "BLDC Controller REV2.1\n(C) Pekka Roivainen" (at 215.977 101.875) (layer B.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3)) (justify mirror)) ) (gr_text "B\nA" (at 242.1 103.2) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_line (start 220 88) (end 146 88) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 88) (end 220 88) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 146 126) (end 244 126) (angle 90) (layer Edge.Cuts) (width 0.15)) (segment (start 191.9079 117.1137) (end 191.9079 116.7079) (width 0.5) (layer F.Cu) (net 1)) (segment (start 191.9079 116.7079) (end 190.9 115.7) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2CD6)) (segment (start 190.9 115.7) (end 190.9 114.85) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2CD7)) (segment (start 191.9079 117.1137) (end 191.9079 116.4921) (width 0.5) (layer F.Cu) (net 1)) (segment (start 191.9079 116.4921) (end 192.6 115.8) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2CD2)) (segment (start 192.6 115.8) (end 192.6 114.85) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2CD3)) (segment (start 197 116.8) (end 198.4 116.8) (width 1) (layer F.Cu) (net 1)) (segment (start 193.1 116.8) (end 197 116.8) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D3A)) (via (at 198.4 116.8) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 198.4 116.8) (end 198.4 120.9) (width 1) (layer B.Cu) (net 1) (tstamp 58AB1D3E)) (via (at 198.4 120.9) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 198.4 120.9) (end 199.8474 122.3474) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D46)) (segment (start 204.1914 122.3474) (end 199.8474 122.3474) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D47)) (via (at 204.1914 122.3474) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 193.1 116.8) (end 192.7863 117.1137) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D33)) (segment (start 181.8 122.1) (end 183.1 122.1) (width 1) (layer F.Cu) (net 1)) (segment (start 189.7 121) (end 189.7 117.8) (width 1) (layer B.Cu) (net 1) (tstamp 58AB1D15)) (via (at 189.7 121) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 189.7 122.3) (end 189.7 121) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D13)) (via (at 189.7 117.8) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 189.7 117.8) (end 190.3863 117.1137) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D18)) (segment (start 191.9079 117.1137) (end 190.3863 117.1137) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D19)) (segment (start 169.876 121.2933) (end 161.6591 113.0764) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA62)) (segment (start 178.8168 121.2933) (end 169.876 121.2933) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA5C)) (segment (start 161.6591 113.0764) (end 160.7 112.1173) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA99)) (segment (start 180.7 121) (end 181.8 122.1) (width 1) (layer F.Cu) (net 1) (tstamp 58AB1D0E)) (via (at 180.7 121) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 180.4067 121.2933) (end 180.7 121) (width 1) (layer B.Cu) (net 1) (tstamp 58AB1D0B)) (segment (start 178.8168 121.2933) (end 180.4067 121.2933) (width 1) (layer B.Cu) (net 1)) (segment (start 189.3 122.7) (end 189.7 122.3) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2CC9)) (segment (start 183.7 122.7) (end 189.3 122.7) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2CC8)) (segment (start 183.1 122.1) (end 183.7 122.7) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2CC7)) (segment (start 190.9 114.85) (end 188.25 114.85) (width 0.5) (layer F.Cu) (net 1)) (segment (start 187.5 114.1) (end 187.5 108.8) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2A63)) (segment (start 188.25 114.85) (end 187.5 114.1) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2A62)) (segment (start 226.7 95.15) (end 226.7 94.1492) (width 0.4) (layer F.Cu) (net 1)) (segment (start 226.7 94.1492) (end 226.899 93.9502) (width 0.4) (layer F.Cu) (net 1)) (segment (start 208.23 93.27) (end 208.272 93.27) (width 0.5) (layer F.Cu) (net 1)) (segment (start 208.272 93.27) (end 208.623 92.919) (width 0.5) (layer F.Cu) (net 1)) (segment (start 208.623 92.919) (end 208.623 91.969) (width 0.5) (layer F.Cu) (net 1)) (segment (start 208.23 94.382) (end 208.23 93.27) (width 0.5) (layer F.Cu) (net 1)) (segment (start 191.9079 117.1137) (end 192.7863 117.1137) (width 1) (layer F.Cu) (net 1)) (segment (start 191.9079 117.1137) (end 190.1137 117.1137) (width 0.5) (layer F.Cu) (net 1)) (segment (start 161.6 111.2) (end 161 111.8) (width 0.5) (layer F.Cu) (net 1)) (via (at 161 111.8) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 161 111.8) (end 160.69135 112.10865) (width 0.5) (layer B.Cu) (net 1) (tstamp 58AB1C2F)) (segment (start 160.69135 112.10865) (end 160.7 112.1) (width 0.5) (layer B.Cu) (net 1) (tstamp 58AB1C30)) (segment (start 160.7 112.1) (end 160.7 112.1173) (width 0.5) (layer B.Cu) (net 1) (tstamp 58AB1C32)) (segment (start 163.9 110) (end 162.8 110) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C27)) (segment (start 162.8 110) (end 161.6 111.2) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C21)) (segment (start 166.32 112.543) (end 166.32 111.02) (width 0.5) (layer F.Cu) (net 1)) (segment (start 166.55 110.79) (end 166.55 110) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C2A)) (segment (start 166.32 111.02) (end 166.55 110.79) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C29)) (segment (start 163.9578 112.543) (end 163.9578 110) (width 0.5) (layer F.Cu) (net 1)) (segment (start 163.9 110.1) (end 163.9 110) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C26)) (segment (start 163.9 110.0578) (end 163.9 110.1) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C25)) (segment (start 163.9578 110) (end 163.9 110.0578) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB1C24)) (segment (start 166.55 110) (end 163.9 110) (width 0.5) (layer F.Cu) (net 1)) (segment (start 148.7678 102.362) (end 148.7678 100.3822) (width 0.5) (layer F.Cu) (net 1)) (segment (start 149 100.15) (end 151.13 100.15) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB294E)) (segment (start 148.7678 100.3822) (end 149 100.15) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB294D)) (segment (start 151.13 102.362) (end 151.13 100.15) (width 0.5) (layer F.Cu) (net 1)) (segment (start 151.13 100.15) (end 151.13 97.2022) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2951)) (via (at 151.1435 97.1887) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 151.1435 97.1887) (end 151.1562 97.2014) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA86)) (segment (start 151.1562 97.2014) (end 151.1562 98.4333) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA87)) (segment (start 151.13 97.2022) (end 151.1435 97.1887) (width 0.5) (layer F.Cu) (net 1) (tstamp 58AB2949)) (segment (start 151.13 102.362) (end 151.13 100.23) (width 0.25) (layer F.Cu) (net 1)) (segment (start 151.41 99.95) (end 151.85 99.95) (width 0.25) (layer F.Cu) (net 1) (tstamp 58AB2946)) (segment (start 151.13 100.23) (end 151.41 99.95) (width 0.25) (layer F.Cu) (net 1) (tstamp 58AB2945)) (segment (start 158.7 90.572) (end 158.7 92.55) (width 1) (layer F.Cu) (net 1)) (segment (start 158.15 93.1) (end 156.3 93.1) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2927)) (segment (start 158.7 92.55) (end 158.15 93.1) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2926)) (segment (start 166.5 93.85) (end 166.5 95.6796) (width 0.3) (layer F.Cu) (net 1)) (segment (start 166.5 95.6796) (end 166.7137 95.8933) (width 0.3) (layer F.Cu) (net 1) (tstamp 58AB291C)) (segment (start 166.7137 95.8933) (end 166.7137 95.2363) (width 1) (layer F.Cu) (net 1)) (via (at 166.7137 95.8933) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 156.2997 95.8933) (end 166.7137 95.8933) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA81)) (segment (start 167.6428 94.3072) (end 168.9997 94.3072) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2919)) (segment (start 166.7137 95.2363) (end 167.6428 94.3072) (width 1) (layer F.Cu) (net 1) (tstamp 58AB2918)) (segment (start 169.07 96.395) (end 171.05 96.395) (width 0.4) (layer F.Cu) (net 1)) (segment (start 171.05 96.395) (end 171.05 96.9) (width 0.4) (layer F.Cu) (net 1) (tstamp 58AB2912)) (segment (start 169.07 96.395) (end 169.07 94.3775) (width 0.4) (layer F.Cu) (net 1)) (segment (start 169.07 94.3775) (end 168.9997 94.3072) (width 0.4) (layer F.Cu) (net 1) (tstamp 58AB290F)) (segment (start 169.07 97.045) (end 170.905 97.045) (width 0.4) (layer F.Cu) (net 1)) (segment (start 170.905 97.045) (end 171.05 96.9) (width 0.4) (layer F.Cu) (net 1) (tstamp 58AB2909)) (segment (start 203.0625 94.1915) (end 205.6773 94.1915) (width 1) (layer F.Cu) (net 1)) (segment (start 205.6773 94.1915) (end 205.8678 94.382) (width 1) (layer F.Cu) (net 1) (tstamp 5725EF37)) (segment (start 208.6364 117.9024) (end 217.501 117.9024) (width 1) (layer B.Cu) (net 1) (tstamp 5725ED43)) (segment (start 169.07 94.3775) (end 168.9997 94.3072) (width 1) (layer F.Cu) (net 1) (tstamp 5725EAF8)) (segment (start 216.4088 94.382) (end 216.4088 96.4775) (width 1) (layer F.Cu) (net 1)) (segment (start 216.6628 96.7315) (end 217.0438 96.7315) (width 1) (layer B.Cu) (net 1) (tstamp 5725EADA)) (segment (start 216.5485 96.6172) (end 216.6628 96.7315) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAD9)) (via (at 216.5485 96.6172) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 216.4088 96.4775) (end 216.5485 96.6172) (width 1) (layer F.Cu) (net 1) (tstamp 5725EAD7)) (segment (start 216.4088 94.382) (end 218.771 94.382) (width 1) (layer F.Cu) (net 1)) (segment (start 205.7408 94.255) (end 205.8678 94.382) (width 1) (layer F.Cu) (net 1) (tstamp 5725EAD2)) (segment (start 208.23 94.382) (end 205.8678 94.382) (width 1) (layer F.Cu) (net 1)) (segment (start 226.01 113.94) (end 226.01 113.8765) (width 1) (layer B.Cu) (net 1)) (segment (start 218.517 98.2047) (end 217.0438 96.7315) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC5)) (segment (start 207.1378 96.4394) (end 205.8678 95.1694) (width 1) (layer F.Cu) (net 1) (tstamp 5725EACC)) (segment (start 217.0438 96.7315) (end 213.3481 96.7315) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC6)) (segment (start 213.3481 96.7315) (end 212.1416 97.938) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC7)) (segment (start 212.1416 97.938) (end 208.6364 97.938) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC8)) (segment (start 208.6364 97.938) (end 207.1378 96.4394) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC9)) (via (at 207.1378 96.4394) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 205.8678 95.1694) (end 205.8678 94.382) (width 1) (layer F.Cu) (net 1) (tstamp 5725EACD)) (segment (start 218.39 113.94) (end 218.39 117.0134) (width 1) (layer B.Cu) (net 1)) (segment (start 218.39 117.0134) (end 217.501 117.9024) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAAD)) (segment (start 226.01 115.845) (end 226.01 113.94) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAAA)) (segment (start 217.501 117.9024) (end 223.9526 117.9024) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAB0)) (segment (start 223.9526 117.9024) (end 226.01 115.845) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAA4)) (segment (start 156.3378 90.572) (end 156.3381 93.0619) (width 1) (layer F.Cu) (net 1)) (segment (start 156.3 93.1) (end 156.2997 95.8933) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA7D)) (via (at 156.3 93.1) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 156.3381 93.0619) (end 156.3 93.1) (width 1) (layer F.Cu) (net 1) (tstamp 5725EA7B)) (segment (start 156.2997 95.8933) (end 156.2997 95.5631) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA7E)) (segment (start 156.2997 95.5631) (end 156.2997 95.8933) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA80)) (segment (start 153.6962 95.8933) (end 156.2997 95.8933) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA6B)) (segment (start 151.1562 98.4333) (end 153.6962 95.8933) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA68)) (segment (start 208.423 94.189) (end 208.23 94.382) (width 0.25) (layer F.Cu) (net 1) (tstamp 5725AE13)) (segment (start 204.1914 122.3474) (end 204.3184 122.3474) (width 1.5) (layer B.Cu) (net 1)) (segment (start 204.3184 122.3474) (end 205.944 123.973) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F30A)) (segment (start 204.1914 122.3474) (end 208.6364 117.9024) (width 1) (layer B.Cu) (net 1) (tstamp 5725ED42)) (segment (start 151.1562 102.5735) (end 151.1562 98.4333) (width 1) (layer B.Cu) (net 1) (tstamp 5725EA66)) (segment (start 160.7 112.1173) (end 151.1562 102.5735) (width 1) (layer B.Cu) (net 1) (tstamp 58AB1C33)) (segment (start 234.138 123.973) (end 239.472 118.639) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F30C)) (segment (start 205.944 123.973) (end 234.138 123.973) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F30B)) (segment (start 222.0349 98.2047) (end 218.517 98.2047) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC3)) (segment (start 237.7702 93.9502) (end 226.899 93.9502) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F311)) (segment (start 242.139 98.319) (end 237.7702 93.9502) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F310)) (segment (start 242.139 116.48) (end 242.139 98.319) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F30F)) (segment (start 239.98 118.639) (end 242.139 116.48) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F30E)) (segment (start 239.472 118.639) (end 239.98 118.639) (width 1.5) (layer B.Cu) (net 1) (tstamp 5725F30D)) (segment (start 226.899 93.9502) (end 226.9371 93.9121) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAE1)) (via (at 226.899 93.9502) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 1)) (segment (start 226.9371 93.9121) (end 226.9371 94.0518) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAE2)) (segment (start 226.9371 94.0518) (end 226.9371 93.9121) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAE4)) (segment (start 226.9371 93.9121) (end 226.3275 93.9121) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAE5)) (segment (start 226.3275 93.9121) (end 222.0349 98.2047) (width 1) (layer B.Cu) (net 1) (tstamp 5725EAC2)) (segment (start 181.56 124.1) (end 191.1 124.1) (width 1) (layer F.Cu) (net 2)) (segment (start 191.1 124.1) (end 191.9079 123.2921) (width 1) (layer F.Cu) (net 2) (tstamp 58AB2CC2)) (segment (start 191.9079 123.2921) (end 191.9079 121.7137) (width 1) (layer F.Cu) (net 2) (tstamp 58AB2CC3)) (segment (start 191.48 104.68) (end 191.48 106.08) (width 0.25) (layer F.Cu) (net 2)) (segment (start 191.847 106.447) (end 193.7901 106.447) (width 0.25) (layer F.Cu) (net 2) (tstamp 58AB2A93)) (segment (start 191.48 106.08) (end 191.847 106.447) (width 0.25) (layer F.Cu) (net 2) (tstamp 58AB2A92)) (segment (start 189.5 108.8) (end 191.9 108.8) (width 0.5) (layer B.Cu) (net 2)) (via (at 192.6 112.5) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 192.6 112.5) (end 192.6 113.35) (width 0.5) (layer F.Cu) (net 2)) (segment (start 192.6 109.5) (end 192.6 112.5) (width 0.5) (layer B.Cu) (net 2) (tstamp 58AB8BAB)) (segment (start 191.9 108.8) (end 192.6 109.5) (width 0.5) (layer B.Cu) (net 2) (tstamp 58AB8BAA)) (segment (start 173.71 93.62) (end 172.6319 93.62) (width 0.25) (layer F.Cu) (net 2)) (segment (start 172.543 93.7089) (end 172.4287 93.7089) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725E90F)) (via (at 172.543 93.7089) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 172.6319 93.62) (end 172.543 93.7089) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725E90D)) (segment (start 173.71 96.7936) (end 173.71 93.62) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725E90A)) (segment (start 238.8 108.3) (end 238.8 116.6) (width 0.5) (layer B.Cu) (net 2)) (segment (start 238.8 116.6) (end 234.8 120.6) (width 0.5) (layer B.Cu) (net 2)) (segment (start 234.8 120.6) (end 220.4 120.6) (width 0.5) (layer B.Cu) (net 2)) (segment (start 240.1 100.1) (end 240.8 100.8) (width 0.5) (layer F.Cu) (net 2)) (segment (start 240.8 100.8) (end 240.8 107.65) (width 0.5) (layer F.Cu) (net 2)) (segment (start 240.8 107.65) (end 240.15 108.3) (width 0.5) (layer F.Cu) (net 2)) (segment (start 240.15 108.3) (end 238.8 108.3) (width 0.5) (layer F.Cu) (net 2)) (segment (start 237.6 100.1) (end 240.1 100.1) (width 0.5) (layer B.Cu) (net 2)) (via (at 240.1 100.1) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 237.1 103.6) (end 237.1 100.6) (width 0.5) (layer F.Cu) (net 2)) (segment (start 237.1 100.6) (end 237.6 100.1) (width 0.5) (layer F.Cu) (net 2)) (via (at 237.6 100.1) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 236.285 104.415) (end 237.1 103.6) (width 0.5) (layer F.Cu) (net 2)) (segment (start 233.237 104.415) (end 236.285 104.415) (width 0.5) (layer F.Cu) (net 2)) (segment (start 214 89.1) (end 213.7218 89.3782) (width 0.4) (layer B.Cu) (net 2)) (segment (start 213.7218 89.3782) (end 213.6 89.3782) (width 0.4) (layer B.Cu) (net 2)) (segment (start 214.58 89.695) (end 214.58 89.68) (width 0.4) (layer F.Cu) (net 2)) (segment (start 214.58 89.68) (end 214 89.1) (width 0.4) (layer F.Cu) (net 2)) (via (at 214 89.1) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 225.899999 92.600001) (end 226.3275 92.1725) (width 0.4) (layer B.Cu) (net 2)) (segment (start 226.3275 92.1725) (end 226.3275 89.2512) (width 0.4) (layer B.Cu) (net 2)) (segment (start 223.7 93.1) (end 224.199999 92.600001) (width 0.4) (layer B.Cu) (net 2)) (segment (start 224.199999 92.600001) (end 225.899999 92.600001) (width 0.4) (layer B.Cu) (net 2)) (segment (start 223.6732 94.382) (end 223.6732 93.1268) (width 0.4) (layer F.Cu) (net 2)) (segment (start 223.6732 93.1268) (end 223.7 93.1) (width 0.4) (layer F.Cu) (net 2)) (via (at 223.7 93.1) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 233.237 96.287) (end 233.237 94.313) (width 0.4) (layer F.Cu) (net 2)) (segment (start 233.237 94.313) (end 233.25 94.3) (width 0.4) (layer F.Cu) (net 2)) (segment (start 220.9 109.85) (end 220.9 109.3) (width 0.25) (layer F.Cu) (net 2)) (via (at 220.9 109.3) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 227.05 110.7) (end 226.4 110.7) (width 0.25) (layer F.Cu) (net 2)) (via (at 226.4 110.7) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 186.6134 102.0274) (end 189.9 102.0274) (width 0.25) (layer F.Cu) (net 2)) (segment (start 189.9 102.0274) (end 191.6692 102.0274) (width 0.25) (layer F.Cu) (net 2)) (segment (start 189.942 99.081) (end 189.942 99.788106) (width 0.25) (layer F.Cu) (net 2)) (segment (start 189.942 99.788106) (end 189.9 99.830106) (width 0.25) (layer F.Cu) (net 2)) (segment (start 189.9 99.830106) (end 189.9 102.0274) (width 0.25) (layer F.Cu) (net 2)) (segment (start 186.386 101.8) (end 186.386 101.367) (width 0.25) (layer F.Cu) (net 2)) (segment (start 186.386 102.256) (end 186.386 101.8) (width 0.25) (layer F.Cu) (net 2)) (segment (start 186.386 101.8) (end 186.6134 102.0274) (width 0.25) (layer F.Cu) (net 2)) (segment (start 180.6 104.9) (end 180.6 103.896) (width 0.3) (layer F.Cu) (net 2)) (segment (start 180.6 103.896) (end 180.61 103.886) (width 0.3) (layer F.Cu) (net 2)) (via (at 180.6 104.9) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 176.27 103.545) (end 175.245 103.545) (width 0.3) (layer F.Cu) (net 2)) (segment (start 200.5625 94.1915) (end 200.5625 97.18946) (width 0.5) (layer F.Cu) (net 2)) (segment (start 200.5625 97.18946) (end 201.2196 97.84656) (width 0.5) (layer F.Cu) (net 2)) (segment (start 198.2 97.1) (end 200.47304 97.1) (width 0.5) (layer F.Cu) (net 2)) (segment (start 200.47304 97.1) (end 201.2196 97.84656) (width 0.5) (layer F.Cu) (net 2)) (segment (start 180.2 97.35) (end 181.8 97.35) (width 0.5) (layer F.Cu) (net 2)) (segment (start 178.55 97.35) (end 180.2 97.35) (width 0.5) (layer F.Cu) (net 2)) (segment (start 180.7 103) (end 181.12 102.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 181.12 102.58) (end 181.416 102.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 180.7 103.671) (end 180.7 103) (width 0.25) (layer F.Cu) (net 2)) (segment (start 180.61 103.886) (end 180.61 103.761) (width 0.25) (layer F.Cu) (net 2)) (segment (start 180.61 103.761) (end 180.7 103.671) (width 0.25) (layer F.Cu) (net 2)) (segment (start 196.25 106.2) (end 194.0371 106.2) (width 0.4) (layer F.Cu) (net 2)) (segment (start 190.9 113.35) (end 192.6 113.35) (width 0.5) (layer F.Cu) (net 2)) (segment (start 191.9079 123.2921) (end 191.9079 121.7137) (width 0.5) (layer F.Cu) (net 2) (tstamp 58AB1CFB)) (segment (start 191.1 124.1) (end 191.9079 123.2921) (width 0.5) (layer F.Cu) (net 2) (tstamp 58AB1CFA)) (segment (start 199.8 116.25) (end 199.8 114.7556) (width 0.5) (layer F.Cu) (net 2)) (segment (start 199.8 114.7556) (end 199.7972 114.7528) (width 0.5) (layer F.Cu) (net 2) (tstamp 58AB1C9D)) (segment (start 176.27 97.695) (end 177.855 97.695) (width 0.25) (layer F.Cu) (net 2)) (segment (start 177.855 97.695) (end 178.2 97.35) (width 0.25) (layer F.Cu) (net 2) (tstamp 58AB28E2)) (segment (start 178.2 97.35) (end 178.55 97.35) (width 0.25) (layer F.Cu) (net 2) (tstamp 58AB28E3)) (segment (start 223.6732 94.382) (end 223.6732 94.3058) (width 0.25) (layer F.Cu) (net 2)) (segment (start 219.66 89.495) (end 219.98 89.495) (width 0.5) (layer F.Cu) (net 2)) (segment (start 219.98 89.495) (end 220.803 90.318) (width 0.5) (layer F.Cu) (net 2) (tstamp 5725F303)) (via (at 220.803 90.318) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 220.803 90.318) (end 221.8698 89.2512) (width 0.5) (layer B.Cu) (net 2) (tstamp 5725F305)) (segment (start 221.8698 89.2512) (end 226.3275 89.2512) (width 0.5) (layer B.Cu) (net 2) (tstamp 5725F306)) (segment (start 213.1322 94.382) (end 213.2211 94.382) (width 0.25) (layer F.Cu) (net 2)) (segment (start 213.2211 94.382) (end 214.1228 93.4803) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EC48)) (via (at 214.1228 93.4803) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 214.1228 93.4803) (end 212.2305 93.4803) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EC4C)) (segment (start 201.729 89.81) (end 203.404 89.81) (width 0.25) (layer F.Cu) (net 2)) (segment (start 210.1477 89.3782) (end 213.9323 89.3782) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EBFF)) (segment (start 210.1096 89.3401) (end 210.1477 89.3782) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EBFE)) (via (at 210.1096 89.3401) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 207.214 89.3401) (end 210.1096 89.3401) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EBF7)) (segment (start 207.1759 89.302) (end 207.214 89.3401) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EBF6)) (via (at 207.1759 89.302) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 203.912 89.302) (end 207.1759 89.302) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EBEF)) (segment (start 203.5564 89.6576) (end 203.912 89.302) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EBEE)) (via (at 203.5564 89.6576) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 203.404 89.81) (end 203.5564 89.6576) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EBEA)) (segment (start 192.101 101.5956) (end 192.101 99.208) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EBC7)) (segment (start 191.6692 102.0274) (end 192.101 101.5956) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EBC6)) (via (at 191.6692 102.0274) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 191.6692 104.3261) (end 191.6692 102.0274) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EBC2)) (segment (start 193.7901 106.447) (end 191.6692 104.3261) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725EBC1)) (via (at 193.7901 106.447) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 194.0695 106.1676) (end 193.7901 106.447) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725EBBC)) (segment (start 176.27 103.545) (end 169.07 103.545) (width 0.25) (layer F.Cu) (net 2)) (segment (start 184.88 102.58) (end 181.416 102.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 169.07 103.545) (end 169.07 104.7257) (width 1) (layer F.Cu) (net 2)) (segment (start 170.3586 110.7142) (end 171.2222 111.5778) (width 1) (layer F.Cu) (net 2) (tstamp 5725EB3F)) (segment (start 170.3586 110.3967) (end 170.3586 110.7142) (width 1) (layer F.Cu) (net 2) (tstamp 5725EB3B)) (segment (start 169.9522 109.9903) (end 170.3586 110.3967) (width 1) (layer F.Cu) (net 2) (tstamp 5725EB3A)) (via (at 169.9522 109.9903) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 169.9522 106.8407) (end 169.9522 109.9903) (width 1) (layer B.Cu) (net 2) (tstamp 5725EB36)) (segment (start 168.4536 105.3421) (end 169.9522 106.8407) (width 1) (layer B.Cu) (net 2) (tstamp 5725EB35)) (via (at 168.4536 105.3421) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 169.07 104.7257) (end 168.4536 105.3421) (width 1) (layer F.Cu) (net 2) (tstamp 5725EB31)) (segment (start 171.2222 111.5778) (end 171.2222 112.543) (width 1) (layer F.Cu) (net 2) (tstamp 5725EB41)) (segment (start 156.0322 102.362) (end 156.0322 104.1618) (width 1) (layer F.Cu) (net 2)) (segment (start 156.2235 105.1135) (end 156.2235 105.304) (width 1) (layer B.Cu) (net 2) (tstamp 5725EB12)) (segment (start 155.652 104.542) (end 156.2235 105.1135) (width 1) (layer B.Cu) (net 2) (tstamp 5725EB11)) (via (at 155.652 104.542) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 156.0322 104.1618) (end 155.652 104.542) (width 1) (layer F.Cu) (net 2) (tstamp 5725EB0E)) (segment (start 181.56 124.1) (end 181.56 123.3888) (width 0.5) (layer B.Cu) (net 2)) (segment (start 195.911 114.2894) (end 198.2286 114.2894) (width 0.5) (layer F.Cu) (net 2)) (segment (start 199.7972 114.7528) (end 199.6829 114.8671) (width 0.5) (layer F.Cu) (net 2) (tstamp 5725E9EF)) (via (at 199.7972 114.7528) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 198.9336 114.7528) (end 199.7972 114.7528) (width 0.5) (layer B.Cu) (net 2) (tstamp 5725E9ED)) (segment (start 198.3494 114.1686) (end 198.9336 114.7528) (width 0.5) (layer B.Cu) (net 2) (tstamp 5725E9EC)) (via (at 198.3494 114.1686) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 198.2286 114.2894) (end 198.3494 114.1686) (width 0.5) (layer F.Cu) (net 2) (tstamp 5725E9E8)) (segment (start 176.27 97.695) (end 174.6114 97.695) (width 0.25) (layer F.Cu) (net 2)) (segment (start 224.74 89.495) (end 226.0837 89.495) (width 0.25) (layer F.Cu) (net 2)) (via (at 226.3275 89.2512) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 226.0837 89.495) (end 226.3275 89.2512) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725E002)) (segment (start 189.688 98.08) (end 189.688 98.827) (width 0.25) (layer F.Cu) (net 2)) (segment (start 189.942 99.081) (end 190.577 99.716) (width 0.25) (layer B.Cu) (net 2) (tstamp 5725AEB4)) (via (at 189.942 99.081) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 189.688 98.827) (end 189.942 99.081) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AEB2)) (segment (start 184.88 101.08) (end 183.305 101.08) (width 0.25) (layer F.Cu) (net 2)) (via (at 182.83 100.605) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 183.305 101.08) (end 182.83 100.605) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AEAA)) (segment (start 184.88 102.58) (end 186.062 102.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 186.099 101.08) (end 184.88 101.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE69)) (segment (start 186.386 101.367) (end 186.099 101.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE68)) (segment (start 186.062 102.58) (end 186.386 102.256) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE66)) (segment (start 193.58 99.58) (end 192.473 99.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.101 99.208) (end 192.101 98.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE61)) (segment (start 192.473 99.58) (end 192.101 99.208) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE60)) (segment (start 188.48 95.98) (end 188.48 96.984) (width 0.25) (layer F.Cu) (net 2)) (segment (start 189.576 98.08) (end 189.688 98.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE5C)) (segment (start 189.688 98.08) (end 192.101 98.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AEB0)) (segment (start 192.101 98.08) (end 193.58 98.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE64)) (segment (start 188.48 96.984) (end 189.576 98.08) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725AE5B)) (segment (start 169.07 102.895) (end 169.07 103.545) (width 0.25) (layer F.Cu) (net 2)) (segment (start 174 102.3) (end 176.6 104.9) (width 0.3) (layer B.Cu) (net 2)) (segment (start 176.6 104.9) (end 180.6 104.9) (width 0.3) (layer B.Cu) (net 2)) (segment (start 175.245 103.545) (end 174 102.3) (width 0.3) (layer F.Cu) (net 2)) (via (at 174 102.3) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 174.6114 97.695) (end 173.71 96.7936) (width 0.25) (layer F.Cu) (net 2) (tstamp 5725E909)) (segment (start 197.1 91) (end 198.29 89.81) (width 0.4) (layer F.Cu) (net 3)) (segment (start 198.29 89.81) (end 199.479 89.81) (width 0.4) (layer F.Cu) (net 3)) (segment (start 194.84886 91) (end 197.1 91) (width 0.4) (layer F.Cu) (net 3)) (segment (start 194.84886 91) (end 197.539 91) (width 0.25) (layer F.Cu) (net 3)) (segment (start 189.98 95.98) (end 189.98 93.836) (width 0.25) (layer F.Cu) (net 3)) (segment (start 194.73076 91.1181) (end 194.84886 91) (width 0.25) (layer F.Cu) (net 3) (tstamp 5725AC1D)) (segment (start 192.6979 91.1181) (end 194.73076 91.1181) (width 0.25) (layer F.Cu) (net 3) (tstamp 5725AC1C)) (segment (start 189.98 93.836) (end 192.6979 91.1181) (width 0.25) (layer F.Cu) (net 3) (tstamp 5725AC1B)) (segment (start 182.7 91) (end 181.51 89.81) (width 0.4) (layer F.Cu) (net 4)) (segment (start 181.51 89.81) (end 180.532 89.81) (width 0.4) (layer F.Cu) (net 4)) (segment (start 185.15114 91) (end 182.7 91) (width 0.4) (layer F.Cu) (net 4)) (segment (start 189.48 95.98) (end 189.48 94.047) (width 0.25) (layer F.Cu) (net 4)) (segment (start 185.33274 91.1816) (end 185.15114 91) (width 0.25) (layer F.Cu) (net 4) (tstamp 5725AC25)) (segment (start 186.6146 91.1816) (end 185.33274 91.1816) (width 0.25) (layer F.Cu) (net 4) (tstamp 5725AC23)) (segment (start 189.48 94.047) (end 186.6146 91.1816) (width 0.25) (layer F.Cu) (net 4) (tstamp 5725AC21)) (segment (start 217.501 116.607) (end 217.9 116.607) (width 0.5) (layer F.Cu) (net 5)) (segment (start 217.9 116.607) (end 220.493 116.607) (width 0.5) (layer F.Cu) (net 5)) (segment (start 217.9 120.6) (end 217.9 119.362564) (width 0.5) (layer F.Cu) (net 5)) (segment (start 217.9 119.362564) (end 217.9 116.607) (width 0.5) (layer F.Cu) (net 5)) (segment (start 220.493 116.607) (end 220.93 116.17) (width 0.5) (layer F.Cu) (net 5)) (segment (start 220.93 116.17) (end 220.93 113.94) (width 0.5) (layer F.Cu) (net 5)) (segment (start 220.9 111.35) (end 220.9 113.91) (width 0.4) (layer F.Cu) (net 5)) (segment (start 220.9 113.91) (end 220.93 113.94) (width 0.4) (layer F.Cu) (net 5)) (segment (start 210.77 113.19) (end 208.23 113.19) (width 0.5) (layer F.Cu) (net 5)) (segment (start 213.31 113.19) (end 210.77 113.19) (width 0.5) (layer F.Cu) (net 5)) (segment (start 217.501 116.601) (end 216.921 116.601) (width 0.5) (layer F.Cu) (net 5)) (segment (start 216.921 116.601) (end 213.51 113.19) (width 0.5) (layer F.Cu) (net 5)) (segment (start 213.51 113.19) (end 213.31 113.19) (width 0.5) (layer F.Cu) (net 5)) (segment (start 217.501 116.607) (end 217.501 116.601) (width 0.5) (layer F.Cu) (net 5)) (segment (start 222.2 89.39598) (end 222.74098 89.39598) (width 0.25) (layer F.Cu) (net 6)) (segment (start 222.74098 89.39598) (end 224.74 91.395) (width 0.5) (layer F.Cu) (net 6) (tstamp 5725AFD2)) (segment (start 219.3679 92.477) (end 220.676 92.477) (width 0.25) (layer B.Cu) (net 7)) (segment (start 191.48 95.003) (end 191.974 94.509) (width 0.25) (layer F.Cu) (net 7) (tstamp 5725AEC8)) (segment (start 191.974 94.509) (end 197.4604 94.509) (width 0.25) (layer F.Cu) (net 7) (tstamp 5725AEC9)) (segment (start 197.4604 94.509) (end 199.2384 92.731) (width 0.25) (layer F.Cu) (net 7) (tstamp 5725AECA)) (segment (start 199.2384 92.731) (end 206.706 92.731) (width 0.25) (layer F.Cu) (net 7) (tstamp 5725AECC)) (segment (start 206.706 92.731) (end 206.96 92.477) (width 0.25) (layer F.Cu) (net 7) (tstamp 5725AECE)) (via (at 206.96 92.477) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 7)) (segment (start 206.96 92.477) (end 214.4403 92.477) (width 0.25) (layer B.Cu) (net 7) (tstamp 5725AED0)) (segment (start 214.4403 92.477) (end 215.5833 93.62) (width 0.25) (layer B.Cu) (net 7) (tstamp 5725AED1)) (segment (start 215.5833 93.62) (end 218.2249 93.62) (width 0.25) (layer B.Cu) (net 7) (tstamp 5725AED2)) (segment (start 218.2249 93.62) (end 219.3679 92.477) (width 0.25) (layer B.Cu) (net 7) (tstamp 5725AED4)) (segment (start 191.48 95.98) (end 191.48 95.003) (width 0.25) (layer F.Cu) (net 7)) (segment (start 220.7649 92.5659) (end 221.83678 91.49402) (width 0.5) (layer F.Cu) (net 7) (tstamp 5725AFDA)) (via (at 220.7649 92.5659) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 7)) (segment (start 220.676 92.477) (end 220.7649 92.5659) (width 0.25) (layer B.Cu) (net 7) (tstamp 5725AFD8)) (segment (start 221.83678 91.49402) (end 222.2 91.49402) (width 0.25) (layer F.Cu) (net 7) (tstamp 5725AFDB)) (segment (start 218.4 89.8) (end 218.245 89.645) (width 0.4) (layer F.Cu) (net 8)) (segment (start 218.245 89.645) (end 217.12 89.645) (width 0.4) (layer F.Cu) (net 8)) (segment (start 218.4 90.785) (end 218.4 89.8) (width 0.4) (layer F.Cu) (net 8)) (segment (start 219.66 91.195) (end 218.81 91.195) (width 0.4) (layer F.Cu) (net 8)) (segment (start 218.81 91.195) (end 218.4 90.785) (width 0.4) (layer F.Cu) (net 8)) (segment (start 205.944 91.588) (end 214.8721 91.588) (width 0.25) (layer B.Cu) (net 9)) (segment (start 190.98 94.741) (end 191.72 94.001) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AEB7)) (segment (start 191.72 94.001) (end 197.1302 94.001) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AEB8)) (segment (start 197.1302 94.001) (end 199.1876 91.9436) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AEB9)) (segment (start 199.1876 91.9436) (end 205.3344 91.9436) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AEBB)) (segment (start 205.3344 91.9436) (end 205.69 91.588) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AEBD)) (segment (start 205.69 91.588) (end 205.944 91.588) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AEBF)) (via (at 205.944 91.588) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 9)) (segment (start 190.98 95.98) (end 190.98 94.741) (width 0.25) (layer F.Cu) (net 9)) (segment (start 215.8119 92.5278) (end 216.84568 91.49402) (width 0.5) (layer F.Cu) (net 9) (tstamp 5725AFF0)) (via (at 215.8119 92.5278) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 9)) (segment (start 214.8721 91.588) (end 215.8119 92.5278) (width 0.25) (layer B.Cu) (net 9) (tstamp 5725AFEE)) (segment (start 216.84568 91.49402) (end 217.12 91.49402) (width 0.25) (layer F.Cu) (net 9) (tstamp 5725AFF1)) (segment (start 212.04 89.39598) (end 212.58098 89.39598) (width 0.25) (layer F.Cu) (net 10)) (segment (start 212.58098 89.39598) (end 214.58 91.395) (width 0.25) (layer F.Cu) (net 10) (tstamp 5725AFCC)) (segment (start 191.339 93.493) (end 196.7873 93.493) (width 0.25) (layer F.Cu) (net 11)) (segment (start 196.7873 93.493) (end 199.0479 91.2324) (width 0.25) (layer F.Cu) (net 11) (tstamp 5725EEFA)) (segment (start 199.0479 91.2324) (end 199.9496 91.2324) (width 0.25) (layer F.Cu) (net 11) (tstamp 5725EEFD)) (segment (start 212.04 91.49402) (end 211.24498 90.699) (width 0.25) (layer F.Cu) (net 11) (tstamp 5725AFF4)) (segment (start 190.48 94.352) (end 191.339 93.493) (width 0.25) (layer F.Cu) (net 11) (tstamp 5725ADE9)) (segment (start 190.48 94.352) (end 190.48 95.98) (width 0.25) (layer F.Cu) (net 11)) (segment (start 204.9026 91.2324) (end 205.436 90.699) (width 0.25) (layer F.Cu) (net 11) (tstamp 5725ADFD)) (segment (start 199.9496 91.2324) (end 204.9026 91.2324) (width 0.25) (layer F.Cu) (net 11) (tstamp 5725ADFC)) (segment (start 205.436 90.699) (end 211.24498 90.699) (width 0.25) (layer F.Cu) (net 11)) (segment (start 151.13 110.998) (end 151.13 115.58) (width 0.25) (layer F.Cu) (net 12)) (segment (start 151.13 115.58) (end 153.62 118.07) (width 0.25) (layer F.Cu) (net 12) (tstamp 5725AC9E)) (segment (start 158.7 124.1) (end 156.541 121.941) (width 0.25) (layer F.Cu) (net 13)) (segment (start 153.67 114.498) (end 153.67 110.998) (width 0.25) (layer F.Cu) (net 13) (tstamp 5725AC9A)) (segment (start 155.525 116.353) (end 153.67 114.498) (width 0.25) (layer F.Cu) (net 13) (tstamp 5725AC98)) (segment (start 155.525 121.433) (end 155.525 116.353) (width 0.25) (layer F.Cu) (net 13) (tstamp 5725AC97)) (segment (start 156.033 121.941) (end 155.525 121.433) (width 0.25) (layer F.Cu) (net 13) (tstamp 5725AC96)) (segment (start 156.541 121.941) (end 156.033 121.941) (width 0.25) (layer F.Cu) (net 13) (tstamp 5725AC95)) (segment (start 153.67 100.8) (end 153.67 98.396) (width 0.25) (layer F.Cu) (net 14)) (segment (start 165.95 97.695) (end 165.304 97.049) (width 0.25) (layer F.Cu) (net 14) (tstamp 5725A6CD)) (segment (start 165.304 97.049) (end 155.017 97.049) (width 0.25) (layer F.Cu) (net 14) (tstamp 5725A6CF)) (segment (start 155.017 97.049) (end 153.67 98.396) (width 0.25) (layer F.Cu) (net 14) (tstamp 5725A6D1)) (segment (start 165.95 97.695) (end 169.07 97.695) (width 0.25) (layer F.Cu) (net 14)) (segment (start 153.67 102.362) (end 153.67 100.8) (width 0.25) (layer F.Cu) (net 14)) (segment (start 153.67 100.8) (end 153.67 100.27) (width 0.25) (layer F.Cu) (net 14) (tstamp 58AB293D)) (segment (start 153.67 100.27) (end 153.35 99.95) (width 0.25) (layer F.Cu) (net 14) (tstamp 58AB2939)) (segment (start 153.681 102.351) (end 153.67 102.362) (width 0.25) (layer F.Cu) (net 14) (tstamp 5725AEF5)) (segment (start 157.7 103.383) (end 158.7 102.383) (width 0.25) (layer F.Cu) (net 15)) (segment (start 158.7 102.383) (end 158.7 99.208) (width 0.25) (layer F.Cu) (net 15)) (segment (start 157.43 118.07) (end 157.43 117.369) (width 0.25) (layer F.Cu) (net 15)) (segment (start 157.43 117.369) (end 157.7 117.099) (width 0.25) (layer F.Cu) (net 15)) (segment (start 157.7 117.099) (end 157.7 103.383) (width 0.25) (layer F.Cu) (net 15)) (segment (start 158.150011 104.329989) (end 161.24 101.24) (width 0.25) (layer F.Cu) (net 16)) (segment (start 158.150011 115.549011) (end 158.150011 104.329989) (width 0.25) (layer F.Cu) (net 16)) (segment (start 161.24 100.474) (end 161.24 99.208) (width 0.25) (layer F.Cu) (net 16)) (segment (start 158.827 116.226) (end 158.150011 115.549011) (width 0.25) (layer F.Cu) (net 16)) (segment (start 158.827 119.147) (end 158.827 116.226) (width 0.25) (layer F.Cu) (net 16)) (segment (start 161.24 101.24) (end 161.24 100.474) (width 0.25) (layer F.Cu) (net 16)) (segment (start 163.78 124.1) (end 158.827 119.147) (width 0.25) (layer F.Cu) (net 16)) (segment (start 166.5 92.35) (end 166.85 92.35) (width 0.25) (layer F.Cu) (net 17)) (segment (start 166.85 92.35) (end 167.5 93) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB292E)) (segment (start 171.205 98.345) (end 169.07 98.345) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB2934)) (segment (start 171.7 97.85) (end 171.205 98.345) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB2933)) (segment (start 171.7 94.1) (end 171.7 97.85) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB2931)) (segment (start 170.6 93) (end 171.7 94.1) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB2930)) (segment (start 167.5 93) (end 170.6 93) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB292F)) (segment (start 166.5 92.35) (end 161.6 92.35) (width 0.25) (layer F.Cu) (net 17)) (segment (start 161.24 91.99) (end 161.24 90.572) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB292B)) (segment (start 161.6 92.35) (end 161.24 91.99) (width 0.25) (layer F.Cu) (net 17) (tstamp 58AB292A)) (segment (start 161.24 118.07) (end 164.735 118.07) (width 0.25) (layer F.Cu) (net 18)) (segment (start 166.32 119.655) (end 166.32 121.179) (width 0.25) (layer F.Cu) (net 18) (tstamp 5725ACC4)) (segment (start 164.735 118.07) (end 166.32 119.655) (width 0.25) (layer F.Cu) (net 18) (tstamp 5725ACC2)) (segment (start 168.86 124.1) (end 168.86 121.179) (width 0.25) (layer F.Cu) (net 19)) (segment (start 168.05 110) (end 168.05 110.85) (width 0.25) (layer F.Cu) (net 20)) (segment (start 168.05 110.85) (end 168.86 111.66) (width 0.25) (layer F.Cu) (net 20) (tstamp 58AB1C1D)) (segment (start 168.86 111.66) (end 168.86 112.543) (width 0.25) (layer F.Cu) (net 20) (tstamp 58AB1C1E)) (segment (start 168.098 114.702) (end 168.606 114.702) (width 0.25) (layer F.Cu) (net 20)) (segment (start 168.098 114.702) (end 161.56 114.702) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725ACC9)) (segment (start 158.893 112.035) (end 161.56 114.702) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725ACCA)) (segment (start 158.893 112.035) (end 158.893 105.492) (width 0.25) (layer F.Cu) (net 20)) (segment (start 158.893 105.492) (end 162.383 102.002) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725ACCE)) (segment (start 162.383 102.002) (end 164.669 102.002) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725ACD0)) (segment (start 164.669 102.002) (end 167.676 98.995) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725ACD2)) (segment (start 168.86 114.448) (end 168.86 112.543) (width 0.25) (layer F.Cu) (net 20)) (segment (start 168.606 114.702) (end 168.86 114.448) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725F49E)) (segment (start 167.676 98.995) (end 169.07 98.995) (width 0.25) (layer F.Cu) (net 20) (tstamp 5725ACD4)) (segment (start 218.583 105.812) (end 218.583 103.206) (width 0.5) (layer F.Cu) (net 21)) (segment (start 218.583 103.206) (end 218.771 103.018) (width 0.25) (layer F.Cu) (net 21) (tstamp 5725AEF8)) (segment (start 218.583 103.465) (end 218.517 103.399) (width 0.25) (layer F.Cu) (net 21) (tstamp 5725A9DF)) (segment (start 218.5 94.8) (end 219.911 96.211) (width 0.25) (layer B.Cu) (net 22)) (segment (start 219.911 96.211) (end 221.311 96.211) (width 0.25) (layer B.Cu) (net 22)) (via (at 221.311 96.211) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 22)) (segment (start 176.6 94.8) (end 218.5 94.8) (width 0.25) (layer B.Cu) (net 22)) (segment (start 172.4 99) (end 176.6 94.8) (width 0.25) (layer B.Cu) (net 22)) (segment (start 169.07 99.645) (end 171.755 99.645) (width 0.25) (layer F.Cu) (net 22)) (segment (start 171.755 99.645) (end 172.4 99) (width 0.25) (layer F.Cu) (net 22)) (via (at 172.4 99) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 22)) (segment (start 226.7 96.65) (end 221.75 96.65) (width 0.4) (layer F.Cu) (net 22)) (segment (start 221.311 96.211) (end 221.311 94.382) (width 0.4) (layer F.Cu) (net 22) (tstamp 58AB20C6)) (segment (start 221.75 96.65) (end 221.311 96.211) (width 0.4) (layer F.Cu) (net 22) (tstamp 58AB20C5)) (segment (start 207.788 106.066) (end 207.788 103.46) (width 0.5) (layer F.Cu) (net 23)) (segment (start 207.788 103.46) (end 207.849 103.399) (width 0.25) (layer F.Cu) (net 23) (tstamp 5725A9CE)) (segment (start 210.77 93.57) (end 210.123 92.923) (width 0.5) (layer F.Cu) (net 24)) (segment (start 210.123 92.923) (end 210.123 91.969) (width 0.5) (layer F.Cu) (net 24)) (segment (start 210.77 94.382) (end 210.77 93.57) (width 0.5) (layer F.Cu) (net 24)) (segment (start 210.323 93.935) (end 210.77 94.382) (width 0.25) (layer F.Cu) (net 24) (tstamp 5725AE10)) (segment (start 169.07 100.295) (end 171.979 100.295) (width 0.25) (layer F.Cu) (net 24)) (segment (start 210.77 96.414) (end 210.77 94.382) (width 0.25) (layer F.Cu) (net 24) (tstamp 5725ADD5)) (segment (start 210.643 96.541) (end 210.77 96.414) (width 0.25) (layer F.Cu) (net 24) (tstamp 5725ADD4)) (via (at 210.643 96.541) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 24)) (segment (start 209.373 95.271) (end 210.643 96.541) (width 0.25) (layer B.Cu) (net 24) (tstamp 5725ADD2)) (segment (start 177.369 95.271) (end 209.373 95.271) (width 0.25) (layer B.Cu) (net 24) (tstamp 5725ADD1)) (segment (start 172.162 100.478) (end 177.369 95.271) (width 0.25) (layer B.Cu) (net 24) (tstamp 5725ADD0)) (via (at 172.162 100.478) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 24)) (segment (start 171.979 100.295) (end 172.162 100.478) (width 0.25) (layer F.Cu) (net 24) (tstamp 5725ADCE)) (segment (start 166.32 124.1) (end 166.32 123.973) (width 0.25) (layer F.Cu) (net 25)) (segment (start 166.32 123.973) (end 164.923 122.576) (width 0.25) (layer F.Cu) (net 25) (tstamp 5725ACB9)) (segment (start 164.923 122.576) (end 163.018 122.576) (width 0.25) (layer F.Cu) (net 25) (tstamp 5725ACBA)) (segment (start 163.018 122.576) (end 161.24 120.798) (width 0.25) (layer F.Cu) (net 25) (tstamp 5725ACBC)) (segment (start 161.24 120.798) (end 161.24 119.97) (width 0.25) (layer F.Cu) (net 25) (tstamp 5725ACBD)) (segment (start 161.24 124.1) (end 161.24 123.846) (width 0.25) (layer F.Cu) (net 26)) (segment (start 161.24 123.846) (end 158.954 121.56) (width 0.25) (layer F.Cu) (net 26) (tstamp 5725ACA2)) (segment (start 158.954 121.56) (end 158.192 121.56) (width 0.25) (layer F.Cu) (net 26) (tstamp 5725ACA3)) (segment (start 158.192 121.56) (end 157.43 120.798) (width 0.25) (layer F.Cu) (net 26) (tstamp 5725ACA5)) (segment (start 157.43 120.798) (end 157.43 119.97) (width 0.25) (layer F.Cu) (net 26) (tstamp 5725ACA6)) (segment (start 153.62 119.97) (end 153.62 121.56) (width 0.25) (layer F.Cu) (net 27)) (segment (start 153.62 121.56) (end 156.16 124.1) (width 0.25) (layer F.Cu) (net 27) (tstamp 5725AC91)) (segment (start 177.322599 105.725001) (end 175.974999 105.725001) (width 0.25) (layer F.Cu) (net 28)) (segment (start 177.322599 105.725001) (end 183.932999 105.725001) (width 0.25) (layer F.Cu) (net 28)) (segment (start 186.64 103.018) (end 187.718 103.018) (width 0.25) (layer F.Cu) (net 28)) (segment (start 183.932999 105.725001) (end 186.64 103.018) (width 0.25) (layer F.Cu) (net 28)) (segment (start 187.718 103.018) (end 188.48 103.78) (width 0.25) (layer F.Cu) (net 28)) (segment (start 188.48 104.68) (end 188.48 103.78) (width 0.25) (layer F.Cu) (net 28)) (segment (start 175.5 106.2) (end 175.5 108.8) (width 0.25) (layer F.Cu) (net 28) (tstamp 58AB2A78)) (segment (start 175.974999 105.725001) (end 175.5 106.2) (width 0.25) (layer F.Cu) (net 28) (tstamp 58AB2A77)) (segment (start 179.42 106.32) (end 178.18 106.32) (width 0.25) (layer F.Cu) (net 29)) (segment (start 186.98 105.472) (end 186.132 106.32) (width 0.25) (layer F.Cu) (net 29) (tstamp 5725AD38)) (segment (start 186.132 106.32) (end 179.42 106.32) (width 0.25) (layer F.Cu) (net 29) (tstamp 5725AD39)) (segment (start 186.98 104.68) (end 186.98 105.472) (width 0.25) (layer F.Cu) (net 29)) (segment (start 177.5 107) (end 177.5 108.8) (width 0.25) (layer F.Cu) (net 29) (tstamp 58AB2A74)) (segment (start 178.18 106.32) (end 177.5 107) (width 0.25) (layer F.Cu) (net 29) (tstamp 58AB2A73)) (segment (start 188.418 106.828) (end 180.272 106.828) (width 0.25) (layer B.Cu) (net 30)) (segment (start 188.98 106.266) (end 188.418 106.828) (width 0.25) (layer F.Cu) (net 30) (tstamp 5725AD1D)) (via (at 188.418 106.828) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 30)) (segment (start 188.98 104.68) (end 188.98 106.266) (width 0.25) (layer F.Cu) (net 30)) (segment (start 179.5 107.6) (end 179.5 108.8) (width 0.25) (layer B.Cu) (net 30) (tstamp 58AB2A6F)) (segment (start 180.272 106.828) (end 179.5 107.6) (width 0.25) (layer B.Cu) (net 30) (tstamp 58AB2A6E)) (segment (start 187.48 104.68) (end 187.48 105.62) (width 0.25) (layer F.Cu) (net 31)) (segment (start 181.5 107.1) (end 181.5 108.8) (width 0.25) (layer F.Cu) (net 31) (tstamp 58AB2A7F)) (segment (start 181.8 106.8) (end 181.5 107.1) (width 0.25) (layer F.Cu) (net 31) (tstamp 58AB2A7E)) (segment (start 186.3 106.8) (end 181.8 106.8) (width 0.25) (layer F.Cu) (net 31) (tstamp 58AB2A7C)) (segment (start 187.48 105.62) (end 186.3 106.8) (width 0.25) (layer F.Cu) (net 31) (tstamp 58AB2A7B)) (segment (start 181.56 109.26) (end 181.56 108.987) (width 0.25) (layer F.Cu) (net 31)) (segment (start 183.5 108.8) (end 183.5 109.6) (width 0.25) (layer F.Cu) (net 32)) (segment (start 183.5 109.6) (end 184.5 110.6) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A82)) (segment (start 184.5 110.6) (end 186.3 110.6) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A83)) (via (at 186.3 110.6) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 32)) (segment (start 186.3 110.6) (end 188.8 110.6) (width 0.25) (layer B.Cu) (net 32) (tstamp 58AB2A86)) (via (at 188.8 110.6) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 32)) (segment (start 188.8 110.6) (end 190.4 110.6) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A89)) (segment (start 190.4 110.6) (end 190.9 110.1) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A8A)) (segment (start 190.9 110.1) (end 190.9 107.9) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A8B)) (segment (start 190.9 107.9) (end 189.48 106.48) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A8C)) (segment (start 189.48 106.48) (end 189.48 104.68) (width 0.25) (layer F.Cu) (net 32) (tstamp 58AB2A8E)) (segment (start 187.98 104.68) (end 187.98 105.82) (width 0.25) (layer F.Cu) (net 33)) (segment (start 187.98 105.82) (end 185.5 108.3) (width 0.25) (layer F.Cu) (net 33) (tstamp 58AB2A67)) (segment (start 185.5 108.3) (end 185.5 108.8) (width 0.25) (layer F.Cu) (net 33) (tstamp 58AB2A69)) (segment (start 201.88 109.26) (end 201.88 110.511) (width 0.25) (layer B.Cu) (net 34)) (segment (start 186.02 98.08) (end 186.513 98.573) (width 0.25) (layer F.Cu) (net 34) (tstamp 5725AD58)) (segment (start 186.513 98.573) (end 186.513 100.097) (width 0.25) (layer F.Cu) (net 34) (tstamp 5725AD59)) (segment (start 186.513 100.097) (end 187.148 100.732) (width 0.25) (layer F.Cu) (net 34) (tstamp 5725AD5A)) (segment (start 187.148 100.732) (end 188.164 100.732) (width 0.25) (layer F.Cu) (net 34) (tstamp 5725AD5C)) (segment (start 186.02 98.08) (end 184.88 98.08) (width 0.25) (layer F.Cu) (net 34)) (via (at 188.164 100.732) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 34)) (segment (start 188.164 102.764) (end 188.164 100.732) (width 0.25) (layer B.Cu) (net 34) (tstamp 5725ADE4)) (segment (start 196.546 111.146) (end 188.164 102.764) (width 0.25) (layer B.Cu) (net 34) (tstamp 5725ADE2)) (segment (start 201.245 111.146) (end 196.546 111.146) (width 0.25) (layer B.Cu) (net 34) (tstamp 5725ADE1)) (segment (start 201.88 110.511) (end 201.245 111.146) (width 0.25) (layer B.Cu) (net 34) (tstamp 5725ADE0)) (segment (start 215.4 120.6) (end 215.4 118.3) (width 0.5) (layer F.Cu) (net 35)) (segment (start 215.4 118.3) (end 213.31 116.21) (width 0.5) (layer F.Cu) (net 35)) (segment (start 213.31 116.21) (end 213.31 114.69) (width 0.5) (layer F.Cu) (net 35)) (segment (start 212.100002 113.592894) (end 212.100002 114.3) (width 0.25) (layer B.Cu) (net 35)) (segment (start 200.61 105.685) (end 206.452 105.685) (width 0.25) (layer B.Cu) (net 35)) (segment (start 197.816 102.891) (end 200.61 105.685) (width 0.25) (layer B.Cu) (net 35)) (segment (start 197.816 100.659894) (end 197.816 102.891) (width 0.25) (layer B.Cu) (net 35)) (segment (start 195.856106 98.7) (end 197.816 100.659894) (width 0.25) (layer B.Cu) (net 35)) (segment (start 195.149 98.7) (end 195.856106 98.7) (width 0.25) (layer B.Cu) (net 35)) (segment (start 206.452 105.685) (end 212.100002 111.333002) (width 0.25) (layer B.Cu) (net 35)) (segment (start 212.600001 114.799999) (end 212.100002 114.3) (width 0.5) (layer F.Cu) (net 35)) (segment (start 212.690002 114.89) (end 212.600001 114.799999) (width 0.5) (layer F.Cu) (net 35)) (segment (start 212.100002 111.333002) (end 212.100002 113.592894) (width 0.25) (layer B.Cu) (net 35)) (segment (start 213.0027 114.89) (end 212.690002 114.89) (width 0.5) (layer F.Cu) (net 35)) (via (at 212.100002 114.3) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 35)) (segment (start 213.31 114.89) (end 213.0027 114.89) (width 0.25) (layer F.Cu) (net 35)) (segment (start 194.769 99.08) (end 195.149 98.7) (width 0.25) (layer F.Cu) (net 35) (tstamp 5725AD84)) (via (at 195.149 98.7) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 35)) (segment (start 193.58 99.08) (end 194.769 99.08) (width 0.25) (layer F.Cu) (net 35)) (segment (start 213.31 114.89) (end 213.625 114.89) (width 0.25) (layer F.Cu) (net 35)) (segment (start 212.9 120.6) (end 212.9 118.3) (width 0.5) (layer F.Cu) (net 36)) (segment (start 212.9 118.3) (end 210.77 116.17) (width 0.5) (layer F.Cu) (net 36)) (segment (start 210.77 116.17) (end 210.77 114.69) (width 0.5) (layer F.Cu) (net 36)) (segment (start 210.7 114.7) (end 209.899994 114.7) (width 0.5) (layer F.Cu) (net 36)) (segment (start 209.899994 114.7) (end 209.499994 114.3) (width 0.5) (layer F.Cu) (net 36)) (segment (start 207.595 112.395006) (end 208.999995 113.800001) (width 0.25) (layer B.Cu) (net 36)) (segment (start 208.999995 113.800001) (end 209.499994 114.3) (width 0.25) (layer B.Cu) (net 36)) (segment (start 207.595 110.7904) (end 207.595 112.395006) (width 0.25) (layer B.Cu) (net 36)) (via (at 209.499994 114.3) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 36)) (segment (start 210.77 114.89) (end 210.5516 114.89) (width 0.25) (layer F.Cu) (net 36)) (segment (start 193.58 100.08) (end 195.166 100.08) (width 0.25) (layer F.Cu) (net 36)) (segment (start 207.595 108.225) (end 207.595 110.7523) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725AD7B)) (segment (start 207.595 110.7523) (end 207.595 111.4) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725EC9D)) (segment (start 205.944 106.574) (end 207.595 108.225) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725AD79)) (segment (start 199.721 106.574) (end 205.944 106.574) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725AD77)) (segment (start 196.927 103.78) (end 199.721 106.574) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725AD75)) (segment (start 196.927 101.621) (end 196.927 103.78) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725AD73)) (segment (start 195.276 99.97) (end 196.927 101.621) (width 0.25) (layer B.Cu) (net 36) (tstamp 5725AD72)) (via (at 195.276 99.97) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 36)) (segment (start 195.166 100.08) (end 195.276 99.97) (width 0.25) (layer F.Cu) (net 36) (tstamp 5725AD70)) (segment (start 210.328 114.89) (end 210.77 114.89) (width 0.25) (layer F.Cu) (net 36) (tstamp 5725AD81)) (segment (start 210.4 120.6) (end 210.4 118.3) (width 0.5) (layer F.Cu) (net 37)) (segment (start 210.4 118.3) (end 208.2 116.1) (width 0.5) (layer F.Cu) (net 37)) (segment (start 208.2 116.1) (end 208.2 114.72) (width 0.5) (layer F.Cu) (net 37)) (segment (start 208.2 114.72) (end 208.23 114.69) (width 0.5) (layer F.Cu) (net 37)) (segment (start 208 114.7) (end 207.4 114.7) (width 0.5) (layer F.Cu) (net 37)) (segment (start 207.4 114.7) (end 207 114.3) (width 0.5) (layer F.Cu) (net 37)) (segment (start 207.000001 113.592894) (end 207.000001 114.3) (width 0.25) (layer B.Cu) (net 37)) (segment (start 198.832 107.336) (end 205.69 107.336) (width 0.25) (layer B.Cu) (net 37)) (segment (start 195.276 103.78) (end 198.832 107.336) (width 0.25) (layer B.Cu) (net 37)) (segment (start 195.276 101.24) (end 195.276 103.78) (width 0.25) (layer B.Cu) (net 37)) (segment (start 206.8584 114.158399) (end 207.000001 114.3) (width 0.25) (layer F.Cu) (net 37)) (segment (start 207.000001 108.646001) (end 207.000001 113.592894) (width 0.25) (layer B.Cu) (net 37)) (segment (start 205.69 107.336) (end 207.000001 108.646001) (width 0.25) (layer B.Cu) (net 37)) (via (at 207.000001 114.3) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 37)) (segment (start 208.23 114.89) (end 207.9989 114.89) (width 0.25) (layer F.Cu) (net 37)) (segment (start 193.58 100.58) (end 194.616 100.58) (width 0.25) (layer F.Cu) (net 37)) (via (at 195.276 101.24) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 37)) (segment (start 194.616 100.58) (end 195.276 101.24) (width 0.25) (layer F.Cu) (net 37) (tstamp 5725AD60)) (segment (start 183.98 102.08) (end 184.88 102.08) (width 0.25) (layer F.Cu) (net 38)) (segment (start 172.289 106.32) (end 173.432 105.177) (width 0.25) (layer F.Cu) (net 38)) (segment (start 180.777413 102.08) (end 183.98 102.08) (width 0.25) (layer F.Cu) (net 38)) (segment (start 177.680413 105.177) (end 180.777413 102.08) (width 0.25) (layer F.Cu) (net 38)) (segment (start 172.289 110.384) (end 172.289 106.32) (width 0.25) (layer F.Cu) (net 38)) (segment (start 176.48 114.575) (end 172.289 110.384) (width 0.25) (layer F.Cu) (net 38)) (segment (start 176.48 124.1) (end 176.48 114.575) (width 0.25) (layer F.Cu) (net 38)) (segment (start 173.432 105.177) (end 177.680413 105.177) (width 0.25) (layer F.Cu) (net 38)) (segment (start 171.527 106.193) (end 173.178 104.542) (width 0.25) (layer F.Cu) (net 39)) (segment (start 173.178 104.542) (end 177.679002 104.542) (width 0.25) (layer F.Cu) (net 39)) (segment (start 171.527 110.511) (end 171.527 106.193) (width 0.25) (layer F.Cu) (net 39)) (segment (start 180.641002 101.58) (end 183.98 101.58) (width 0.25) (layer F.Cu) (net 39)) (segment (start 177.679002 104.542) (end 180.641002 101.58) (width 0.25) (layer F.Cu) (net 39)) (segment (start 173.94 124.1) (end 173.94 112.924) (width 0.25) (layer F.Cu) (net 39)) (segment (start 183.98 101.58) (end 184.88 101.58) (width 0.25) (layer F.Cu) (net 39)) (segment (start 173.94 112.924) (end 171.527 110.511) (width 0.25) (layer F.Cu) (net 39)) (segment (start 200.864 103.85874) (end 192.81474 103.85874) (width 0.25) (layer F.Cu) (net 40)) (segment (start 190.98 103.758) (end 190.98 104.68) (width 0.25) (layer F.Cu) (net 40) (tstamp 5725AB5E)) (segment (start 191.339 103.399) (end 190.98 103.758) (width 0.25) (layer F.Cu) (net 40) (tstamp 5725AB5D)) (segment (start 192.355 103.399) (end 191.339 103.399) (width 0.25) (layer F.Cu) (net 40) (tstamp 5725AB5C)) (segment (start 192.81474 103.85874) (end 192.355 103.399) (width 0.25) (layer F.Cu) (net 40) (tstamp 5725AB5B)) (segment (start 193.58 103.08) (end 199.64122 103.08) (width 0.25) (layer F.Cu) (net 41)) (segment (start 199.64122 103.08) (end 200.864 101.85722) (width 0.25) (layer F.Cu) (net 41) (tstamp 5725AB54)) (segment (start 225.6 105.1) (end 224.888 105.812) (width 0.3) (layer F.Cu) (net 42)) (segment (start 224.888 105.812) (end 220.283 105.812) (width 0.3) (layer F.Cu) (net 42)) (segment (start 230.1 105.1) (end 225.6 105.1) (width 0.3) (layer F.Cu) (net 42)) (segment (start 230.8 105.8) (end 230.1 105.1) (width 0.3) (layer F.Cu) (net 42)) (segment (start 230.8 108.092) (end 230.8 105.8) (width 0.3) (layer F.Cu) (net 42)) (segment (start 231.737 108.479) (end 231.187 108.479) (width 0.3) (layer F.Cu) (net 42)) (segment (start 231.187 108.479) (end 230.8 108.092) (width 0.3) (layer F.Cu) (net 42)) (segment (start 231.737 110.511) (end 231.737 108.479) (width 0.3) (layer F.Cu) (net 42)) (segment (start 182 92.8) (end 181.25 92.05) (width 0.25) (layer F.Cu) (net 43)) (segment (start 181.25 92.05) (end 180.2 92.05) (width 0.25) (layer F.Cu) (net 43)) (segment (start 187.4 92.8) (end 182 92.8) (width 0.25) (layer F.Cu) (net 43)) (segment (start 188.98 94.38) (end 187.4 92.8) (width 0.25) (layer F.Cu) (net 43)) (segment (start 188.98 95.98) (end 188.98 94.38) (width 0.25) (layer F.Cu) (net 43)) (segment (start 235.9 110.5) (end 235.9 106.3) (width 0.5) (layer B.Cu) (net 44)) (segment (start 235.9 106.3) (end 235.9 102.4) (width 0.5) (layer B.Cu) (net 44)) (segment (start 237.45 106.3) (end 235.9 106.3) (width 0.5) (layer B.Cu) (net 44)) (segment (start 238.8 106.3) (end 237.45 106.3) (width 0.5) (layer B.Cu) (net 44)) (segment (start 235.9 102.4) (end 233.254 102.4) (width 0.5) (layer F.Cu) (net 44)) (segment (start 233.254 102.4) (end 233.237 102.383) (width 0.5) (layer F.Cu) (net 44)) (via (at 235.9 102.4) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 44)) (segment (start 233.237 110.511) (end 235.889 110.511) (width 0.5) (layer F.Cu) (net 44)) (segment (start 235.889 110.511) (end 235.9 110.5) (width 0.5) (layer F.Cu) (net 44)) (via (at 235.9 110.5) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 44)) (segment (start 232.9 112) (end 233.237 111.663) (width 0.5) (layer F.Cu) (net 44)) (segment (start 233.237 111.663) (end 233.237 110.511) (width 0.5) (layer F.Cu) (net 44)) (segment (start 228.974 112) (end 232.9 112) (width 0.5) (layer F.Cu) (net 44)) (segment (start 228.55 113.94) (end 228.55 112.424) (width 0.5) (layer F.Cu) (net 44)) (segment (start 228.55 112.424) (end 228.974 112) (width 0.5) (layer F.Cu) (net 44)) (segment (start 233.470001 102.349999) (end 233.437 102.383) (width 0.5) (layer F.Cu) (net 44)) (segment (start 228.55 110.7) (end 228.55 113.94) (width 0.4) (layer F.Cu) (net 44)) (segment (start 228.55 113.94) (end 228.55 112.543) (width 1) (layer F.Cu) (net 44)) (segment (start 186.767 97.557) (end 182.755915 97.557) (width 0.25) (layer B.Cu) (net 45)) (segment (start 180.1 100.212915) (end 180.1 100.920021) (width 0.25) (layer B.Cu) (net 45)) (segment (start 180.075021 100.945) (end 180.1 100.920021) (width 0.25) (layer F.Cu) (net 45)) (segment (start 176.27 100.945) (end 180.075021 100.945) (width 0.25) (layer F.Cu) (net 45)) (via (at 180.1 100.920021) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 45)) (segment (start 182.755915 97.557) (end 180.1 100.212915) (width 0.25) (layer B.Cu) (net 45)) (via (at 186.767 97.557) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 45)) (segment (start 186.767 97.557) (end 186.98 97.344) (width 0.25) (layer F.Cu) (net 45) (tstamp 5725AE8A)) (segment (start 186.98 95.98) (end 186.98 97.344) (width 0.25) (layer F.Cu) (net 45) (tstamp 5725AE8B)) (segment (start 181.000001 100.100001) (end 181.5 100.6) (width 0.25) (layer F.Cu) (net 46)) (segment (start 180.995011 100.095011) (end 181.000001 100.100001) (width 0.25) (layer F.Cu) (net 46)) (segment (start 179.283992 100.295) (end 179.483981 100.095011) (width 0.25) (layer F.Cu) (net 46)) (segment (start 176.27 100.295) (end 179.283992 100.295) (width 0.25) (layer F.Cu) (net 46)) (segment (start 179.483981 100.095011) (end 180.995011 100.095011) (width 0.25) (layer F.Cu) (net 46)) (segment (start 181.999999 100.100001) (end 181.5 100.6) (width 0.25) (layer B.Cu) (net 46)) (segment (start 187.410001 98.818999) (end 183.281001 98.818999) (width 0.25) (layer B.Cu) (net 46)) (segment (start 187.91 98.319) (end 187.410001 98.818999) (width 0.25) (layer B.Cu) (net 46)) (via (at 181.5 100.6) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 46)) (segment (start 183.281001 98.818999) (end 181.999999 100.100001) (width 0.25) (layer B.Cu) (net 46)) (via (at 187.91 98.319) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 46)) (segment (start 187.91 98.319) (end 187.783 98.192) (width 0.25) (layer F.Cu) (net 46) (tstamp 5725AE95)) (segment (start 187.783 98.192) (end 187.783 97.176) (width 0.25) (layer F.Cu) (net 46) (tstamp 5725AE96)) (segment (start 187.783 97.176) (end 187.48 96.873) (width 0.25) (layer F.Cu) (net 46) (tstamp 5725AE97)) (segment (start 187.48 96.873) (end 187.48 95.98) (width 0.25) (layer F.Cu) (net 46) (tstamp 5725AE98)) (segment (start 181.001002 99.58) (end 180.936002 99.645) (width 0.25) (layer F.Cu) (net 47)) (segment (start 184.88 99.58) (end 181.001002 99.58) (width 0.25) (layer F.Cu) (net 47)) (segment (start 180.936002 99.645) (end 177.395 99.645) (width 0.25) (layer F.Cu) (net 47)) (segment (start 177.395 99.645) (end 176.27 99.645) (width 0.25) (layer F.Cu) (net 47)) (segment (start 177.395 98.995) (end 176.27 98.995) (width 0.25) (layer F.Cu) (net 48)) (segment (start 181.052413 98.995) (end 177.395 98.995) (width 0.25) (layer F.Cu) (net 48)) (segment (start 184.88 99.08) (end 181.137413 99.08) (width 0.25) (layer F.Cu) (net 48)) (segment (start 181.137413 99.08) (end 181.052413 98.995) (width 0.25) (layer F.Cu) (net 48)) (segment (start 184.88 98.58) (end 181.273824 98.58) (width 0.25) (layer F.Cu) (net 49)) (segment (start 181.038824 98.345) (end 177.395 98.345) (width 0.25) (layer F.Cu) (net 49)) (segment (start 177.395 98.345) (end 176.27 98.345) (width 0.25) (layer F.Cu) (net 49)) (segment (start 181.273824 98.58) (end 181.038824 98.345) (width 0.25) (layer F.Cu) (net 49)) (segment (start 224.8 104.9) (end 225.285 104.415) (width 0.3) (layer F.Cu) (net 50)) (segment (start 225.285 104.415) (end 231.737 104.415) (width 0.3) (layer F.Cu) (net 50)) (segment (start 221.877 104.9) (end 224.8 104.9) (width 0.3) (layer F.Cu) (net 50)) (segment (start 221.311 103.018) (end 221.311 104.334) (width 0.3) (layer F.Cu) (net 50)) (segment (start 221.311 104.334) (end 221.877 104.9) (width 0.3) (layer F.Cu) (net 50)) (segment (start 231.737 104.415) (end 231.737 106.447) (width 0.3) (layer F.Cu) (net 50)) (segment (start 221.057 102.002) (end 221.057 103.399) (width 0.25) (layer F.Cu) (net 50) (tstamp 5725A9D6)) (segment (start 231.056 99.2) (end 231.256 99) (width 0.4) (layer F.Cu) (net 51)) (segment (start 231.256 99) (end 231.737 98.519) (width 0.4) (layer F.Cu) (net 51)) (segment (start 212.572 99.8) (end 230.456 99.8) (width 0.4) (layer F.Cu) (net 51)) (segment (start 230.456 99.8) (end 231.256 99) (width 0.4) (layer F.Cu) (net 51)) (segment (start 210.77 103.018) (end 210.77 101.602) (width 0.4) (layer F.Cu) (net 51)) (segment (start 210.77 101.602) (end 212.572 99.8) (width 0.4) (layer F.Cu) (net 51)) (segment (start 231.737 98.319) (end 231.737 96.287) (width 0.4) (layer F.Cu) (net 51)) (segment (start 231.737 98.519) (end 231.737 98.319) (width 0.4) (layer F.Cu) (net 51)) (segment (start 238.419 98.319) (end 238.8 98.7) (width 0.5) (layer F.Cu) (net 52)) (segment (start 238.8 98.7) (end 238.8 102.3) (width 0.5) (layer F.Cu) (net 52)) (segment (start 233.237 98.319) (end 238.419 98.319) (width 0.5) (layer F.Cu) (net 52)) (segment (start 233.437 98.319) (end 233.437 100.351) (width 0.5) (layer F.Cu) (net 52)) (segment (start 233.458 100.33) (end 233.437 100.351) (width 0.25) (layer F.Cu) (net 52) (tstamp 5725A9AB)) (segment (start 238.8 104.3) (end 238.55 104.3) (width 0.5) (layer F.Cu) (net 53)) (segment (start 238.55 104.3) (end 236.403 106.447) (width 0.5) (layer F.Cu) (net 53)) (segment (start 236.403 106.447) (end 233.237 106.447) (width 0.5) (layer F.Cu) (net 53)) (segment (start 233.237 108.479) (end 233.237 106.447) (width 0.3) (layer F.Cu) (net 53)) (segment (start 213.2 100.461) (end 212.04 101.621) (width 0.4) (layer F.Cu) (net 54)) (segment (start 231.087 100.351) (end 230.977 100.461) (width 0.4) (layer F.Cu) (net 54)) (segment (start 231.737 100.351) (end 231.087 100.351) (width 0.4) (layer F.Cu) (net 54)) (segment (start 230.977 100.461) (end 213.2 100.461) (width 0.4) (layer F.Cu) (net 54)) (segment (start 231.737 100.351) (end 231.737 102.383) (width 0.4) (layer F.Cu) (net 54)) (segment (start 231.686 100.3) (end 231.737 100.351) (width 0.4) (layer F.Cu) (net 54)) (segment (start 212.04 103.399) (end 212.04 101.621) (width 0.25) (layer F.Cu) (net 54)) (segment (start 210.389 106.066) (end 212.04 104.415) (width 0.5) (layer F.Cu) (net 54) (tstamp 5725AF05)) (segment (start 212.04 104.415) (end 212.04 103.399) (width 0.25) (layer F.Cu) (net 54) (tstamp 5725AF06)) (segment (start 209.688 106.066) (end 210.389 106.066) (width 0.5) (layer F.Cu) (net 54)) (segment (start 195.911 119.2294) (end 193.4706 119.2294) (width 1) (layer F.Cu) (net 55)) (segment (start 193.2863 119.4137) (end 191.9079 119.4137) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1C65)) (segment (start 193.4706 119.2294) (end 193.2863 119.4137) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1C64)) (segment (start 185.6079 119.4137) (end 180.1863 119.4137) (width 1) (layer F.Cu) (net 55)) (segment (start 180.1863 119.4137) (end 179.02 120.58) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1C6A)) (segment (start 179.02 120.58) (end 179.02 124.1) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1C6B)) (segment (start 235.3 118.15) (end 234.6 117.45) (width 1) (layer B.Cu) (net 55)) (segment (start 234.6 117.45) (end 234.6 96.6) (width 1) (layer B.Cu) (net 55)) (segment (start 234.6 96.6) (end 235.3 95.9) (width 1) (layer B.Cu) (net 55)) (segment (start 234.75 94.3) (end 234.75 95.35) (width 0.4) (layer F.Cu) (net 55)) (segment (start 234.75 95.35) (end 235.3 95.9) (width 0.4) (layer F.Cu) (net 55)) (via (at 235.3 95.9) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 55)) (segment (start 235.3 118.15) (end 231.09 113.94) (width 1.5) (layer F.Cu) (net 55)) (segment (start 235.3826 118.2326) (end 235.3 118.15) (width 0.4) (layer F.Cu) (net 55)) (via (at 235.3 118.15) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 55)) (segment (start 193.58 97.58) (end 195.02 97.58) (width 0.25) (layer F.Cu) (net 55)) (segment (start 195.02 97.58) (end 195.2 97.4) (width 0.25) (layer F.Cu) (net 55)) (segment (start 195.2 97.4) (end 195.9 97.4) (width 0.25) (layer F.Cu) (net 55)) (segment (start 195.9 97.4) (end 196.2 97.1) (width 0.25) (layer F.Cu) (net 55)) (segment (start 193.98 95.98) (end 195.1 97.1) (width 0.25) (layer F.Cu) (net 55)) (segment (start 195.1 97.1) (end 196.2 97.1) (width 0.25) (layer F.Cu) (net 55)) (segment (start 191.98 95.98) (end 193.98 95.98) (width 0.25) (layer F.Cu) (net 55)) (segment (start 197.64808 99.84808) (end 196.2 98.4) (width 0.5) (layer F.Cu) (net 55)) (segment (start 196.2 98.4) (end 196.2 97.1) (width 0.5) (layer F.Cu) (net 55)) (segment (start 201.2196 99.84808) (end 197.64808 99.84808) (width 0.5) (layer F.Cu) (net 55)) (segment (start 180.2 93.55) (end 180.2 95.85) (width 0.25) (layer F.Cu) (net 55)) (segment (start 187.98 95.98) (end 187.98 95.08) (width 0.25) (layer F.Cu) (net 55)) (segment (start 183.6 94.8) (end 183.2 95.2) (width 0.25) (layer F.Cu) (net 55)) (segment (start 187.98 95.08) (end 187.7 94.8) (width 0.25) (layer F.Cu) (net 55)) (segment (start 187.7 94.8) (end 183.6 94.8) (width 0.25) (layer F.Cu) (net 55)) (segment (start 183.2 95.2) (end 183.2 96.1) (width 0.25) (layer F.Cu) (net 55)) (segment (start 176.27 96.395) (end 178.005 96.395) (width 0.4) (layer F.Cu) (net 55)) (segment (start 178.005 96.395) (end 178.55 95.85) (width 0.4) (layer F.Cu) (net 55)) (segment (start 176.27 97.045) (end 177.355 97.045) (width 0.4) (layer F.Cu) (net 55)) (segment (start 177.355 97.045) (end 178.55 95.85) (width 0.4) (layer F.Cu) (net 55)) (segment (start 180.2 95.85) (end 178.55 95.85) (width 0.5) (layer F.Cu) (net 55)) (segment (start 182.8 96.1) (end 182.8 95.975) (width 0.5) (layer F.Cu) (net 55)) (segment (start 182.8 95.975) (end 182.675 95.85) (width 0.5) (layer F.Cu) (net 55)) (segment (start 182.675 95.85) (end 181.8 95.85) (width 0.5) (layer F.Cu) (net 55)) (segment (start 183.2 96.1) (end 182.8 96.1) (width 0.5) (layer F.Cu) (net 55)) (segment (start 181.8 95.85) (end 180.2 95.85) (width 0.5) (layer F.Cu) (net 55)) (segment (start 183.2 96.1) (end 182.6 96.1) (width 0.5) (layer B.Cu) (net 55)) (segment (start 182.6 96.1) (end 178.6 100.1) (width 0.5) (layer B.Cu) (net 55)) (segment (start 178.6 100.1) (end 178.6 103.4235) (width 0.5) (layer B.Cu) (net 55)) (segment (start 178.6 103.4235) (end 179.0962 103.9197) (width 0.5) (layer B.Cu) (net 55)) (segment (start 179.0962 103.9197) (end 182.0172 103.9197) (width 0.5) (layer B.Cu) (net 55)) (segment (start 183.907106 96.1) (end 183.2 96.1) (width 1) (layer B.Cu) (net 55)) (segment (start 197.10322 96.1) (end 183.907106 96.1) (width 1) (layer B.Cu) (net 55)) (segment (start 200.864 99.86078) (end 197.10322 96.1) (width 1) (layer B.Cu) (net 55)) (via (at 183.2 96.1) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 55)) (segment (start 197.75 106.2) (end 198.9 106.2) (width 0.4) (layer F.Cu) (net 55)) (segment (start 198.9 106.2) (end 198.9 106.1676) (width 0.4) (layer F.Cu) (net 55) (tstamp 58AB1D6E)) (segment (start 199.8 117.75) (end 199.8 119.2294) (width 0.5) (layer F.Cu) (net 55)) (segment (start 199.8 119.2294) (end 199.8 119) (width 0.5) (layer F.Cu) (net 55) (tstamp 58AB1C98)) (segment (start 199.8 119) (end 199.8 119.2294) (width 0.5) (layer F.Cu) (net 55) (tstamp 58AB1C9A)) (segment (start 195.911 119.2294) (end 199.8 119.2294) (width 1) (layer F.Cu) (net 55)) (segment (start 199.8 119.2294) (end 202.1721 119.2294) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1C9B)) (segment (start 202.1721 119.2294) (end 202.1721 119.377) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1C94)) (segment (start 191.9079 119.4137) (end 185.6079 119.4137) (width 1) (layer F.Cu) (net 55)) (segment (start 195.911 119.2294) (end 194.8706 119.2294) (width 1) (layer F.Cu) (net 55)) (segment (start 183.11 103.886) (end 182.0509 103.886) (width 0.5) (layer F.Cu) (net 55)) (via (at 182.0172 103.9197) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 55)) (segment (start 182.0509 103.886) (end 182.0172 103.9197) (width 0.5) (layer F.Cu) (net 55) (tstamp 5725E9BB)) (segment (start 198.4397 106.1676) (end 198.9 106.1676) (width 1) (layer F.Cu) (net 55)) (segment (start 198.9 106.1676) (end 204.1406 106.1676) (width 1) (layer F.Cu) (net 55) (tstamp 58AB1D6F)) (segment (start 204.1406 106.1676) (end 204.5978 105.7104) (width 1) (layer F.Cu) (net 55) (tstamp 5725E9A5)) (segment (start 191.98 104.68) (end 196.9521 104.68) (width 0.25) (layer F.Cu) (net 55)) (segment (start 196.9521 104.68) (end 198.4397 106.1676) (width 0.25) (layer F.Cu) (net 55) (tstamp 5725E9A1)) (segment (start 184.88 103.08) (end 183.916 103.08) (width 0.25) (layer F.Cu) (net 55)) (segment (start 183.916 103.08) (end 183.11 103.886) (width 0.25) (layer F.Cu) (net 55) (tstamp 5725E986)) (segment (start 202.1721 119.377) (end 202.1721 116.1879) (width 1.5) (layer F.Cu) (net 55)) (segment (start 202.1721 116.1879) (end 206.833 111.527) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E060)) (segment (start 206.833 111.527) (end 206.833 107.9456) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E061)) (segment (start 206.833 107.9456) (end 204.5978 105.7104) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E062)) (segment (start 204.5978 105.7104) (end 203.3151 104.4277) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E982)) (segment (start 202.24068 99.86078) (end 200.864 99.86078) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E066)) (segment (start 203.3151 100.9352) (end 202.24068 99.86078) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E065)) (segment (start 203.3151 104.4277) (end 203.3151 100.9352) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E064)) (segment (start 202.1721 119.377) (end 203.4181 119.377) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E05E)) (segment (start 203.4181 119.377) (end 207.6458 123.6047) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E020)) (segment (start 207.6458 123.6047) (end 235.1413 123.6047) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E021)) (segment (start 235.1413 123.6047) (end 235.3826 123.3634) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E023)) (segment (start 235.3826 123.3634) (end 235.3826 118.2326) (width 1.5) (layer F.Cu) (net 55) (tstamp 5725E024)) (segment (start 223.47 113.94) (end 223.47 115.337) (width 1) (layer F.Cu) (net 55)) (segment (start 223.47 115.337) (end 225.375 117.242) (width 1) (layer F.Cu) (net 55) (tstamp 5725AB1D)) (segment (start 225.375 117.242) (end 229.82 117.242) (width 1) (layer F.Cu) (net 55) (tstamp 5725AB1E)) (segment (start 229.82 117.242) (end 231.09 115.972) (width 1) (layer F.Cu) (net 55) (tstamp 5725AB1F)) (segment (start 231.09 115.972) (end 231.09 113.94) (width 1) (layer F.Cu) (net 55) (tstamp 5725AB20)) (zone (net 2) (net_name GND) (layer F.Cu) (tstamp 562CA4F3) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 144.018 80.772) (xy 248.412 81.026) (xy 248.412 129.794) (xy 143.764 129.794) ) ) (filled_polygon (pts (xy 173.18 113.238802) (xy 173.18 122.655352) (xy 172.88033 122.855585) (xy 172.555474 123.341766) (xy 172.4414 123.915255) (xy 172.4414 124.284745) (xy 172.555474 124.858234) (xy 172.843971 125.29) (xy 170.33643 125.29) (xy 170.37104 125.116) (xy 170.37104 123.084) (xy 170.321757 122.836235) (xy 170.214523 122.675749) (xy 170.390235 122.793157) (xy 170.638 122.84244) (xy 171.8064 122.84244) (xy 172.054165 122.793157) (xy 172.264209 122.652809) (xy 172.404557 122.442765) (xy 172.45384 122.195) (xy 172.45384 120.163) (xy 172.404557 119.915235) (xy 172.264209 119.705191) (xy 172.054165 119.564843) (xy 171.8064 119.51556) (xy 170.638 119.51556) (xy 170.390235 119.564843) (xy 170.180191 119.705191) (xy 170.13 119.780307) (xy 170.079809 119.705191) (xy 169.869765 119.564843) (xy 169.622 119.51556) (xy 168.098 119.51556) (xy 167.850235 119.564843) (xy 167.640191 119.705191) (xy 167.59 119.780307) (xy 167.539809 119.705191) (xy 167.329765 119.564843) (xy 167.082 119.51556) (xy 167.052263 119.51556) (xy 167.022148 119.364161) (xy 166.903555 119.186673) (xy 166.857401 119.117598) (xy 165.272401 117.532599) (xy 165.025839 117.367852) (xy 164.735 117.31) (xy 161.24 117.31) (xy 160.949161 117.367852) (xy 160.942115 117.37256) (xy 160.79 117.37256) (xy 160.542235 117.421843) (xy 160.332191 117.562191) (xy 160.191843 117.772235) (xy 160.14256 118.02) (xy 160.14256 118.52) (xy 160.191843 118.767765) (xy 160.332191 118.977809) (xy 160.395334 119.02) (xy 160.332191 119.062191) (xy 160.191843 119.272235) (xy 160.1645 119.409698) (xy 159.587 118.832198) (xy 159.587 116.226) (xy 159.529148 115.935161) (xy 159.364401 115.688599) (xy 158.910011 115.234209) (xy 158.910011 113.126813) (xy 161.022599 115.239401) (xy 161.269161 115.404148) (xy 161.56 115.462) (xy 168.606 115.462) (xy 168.896839 115.404148) (xy 169.143401 115.239401) (xy 169.397401 114.985401) (xy 169.562148 114.73884) (xy 169.62 114.448) (xy 169.62 114.20644) (xy 169.622 114.20644) (xy 169.869765 114.157157) (xy 170.079809 114.016809) (xy 170.127063 113.946089) (xy 170.278302 114.097327) (xy 170.511691 114.194) (xy 170.93645 114.194) (xy 171.0952 114.03525) (xy 171.0952 112.67) (xy 171.3492 112.67) (xy 171.3492 114.03525) (xy 171.50795 114.194) (xy 171.932709 114.194) (xy 172.166098 114.097327) (xy 172.344727 113.918699) (xy 172.4414 113.68531) (xy 172.4414 112.82875) (xy 172.28265 112.67) (xy 171.3492 112.67) (xy 171.0952 112.67) (xy 171.0752 112.67) (xy 171.0752 112.416) (xy 171.0952 112.416) (xy 171.0952 112.396) (xy 171.3492 112.396) (xy 171.3492 112.416) (xy 172.28265 112.416) (xy 172.319924 112.378726) ) ) (filled_polygon (pts (xy 243.29 125.29) (xy 183.038846 125.29) (xy 183.0586 125.242309) (xy 183.0586 124.38575) (xy 182.89985 124.227) (xy 181.687 124.227) (xy 181.687 124.247) (xy 181.433 124.247) (xy 181.433 124.227) (xy 181.413 124.227) (xy 181.413 123.973) (xy 181.433 123.973) (xy 181.433 123.953) (xy 181.687 123.953) (xy 181.687 123.973) (xy 182.89985 123.973) (xy 183.0586 123.81425) (xy 183.0586 123.610254) (xy 183.265654 123.748603) (xy 183.7 123.835) (xy 189.3 123.835) (xy 189.734346 123.748603) (xy 190.102566 123.502566) (xy 190.502566 123.102566) (xy 190.565074 123.009016) (xy 190.781591 123.0987) (xy 191.62215 123.0987) (xy 191.7809 122.93995) (xy 191.7809 121.8407) (xy 192.0349 121.8407) (xy 192.0349 122.93995) (xy 192.19365 123.0987) (xy 193.034209 123.0987) (xy 193.267598 123.002027) (xy 193.446227 122.823399) (xy 193.5429 122.59001) (xy 193.5429 121.99945) (xy 193.38415 121.8407) (xy 192.0349 121.8407) (xy 191.7809 121.8407) (xy 191.7609 121.8407) (xy 191.7609 121.5867) (xy 191.7809 121.5867) (xy 191.7809 121.5667) (xy 192.0349 121.5667) (xy 192.0349 121.5867) (xy 193.38415 121.5867) (xy 193.5429 121.42795) (xy 193.5429 120.83739) (xy 193.446227 120.604001) (xy 193.404973 120.562747) (xy 193.433988 120.519323) (xy 193.720646 120.462303) (xy 193.867168 120.3644) (xy 194.14856 120.3644) (xy 194.14856 120.4144) (xy 194.197843 120.662165) (xy 194.338191 120.872209) (xy 194.548235 121.012557) (xy 194.796 121.06184) (xy 197.026 121.06184) (xy 197.264899 121.01432) (xy 197.264803 121.124775) (xy 197.437233 121.542086) (xy 197.756235 121.861645) (xy 197.75671 121.861842) (xy 199.044834 123.149966) (xy 199.413054 123.396003) (xy 199.8474 123.4824) (xy 204.190409 123.4824) (xy 204.416175 123.482597) (xy 204.833486 123.310167) (xy 205.113277 123.030863) (xy 206.666457 124.584043) (xy 207.115784 124.884274) (xy 207.6458 124.9897) (xy 235.1413 124.9897) (xy 235.671317 124.884273) (xy 236.120643 124.584043) (xy 236.361943 124.342743) (xy 236.662174 123.893416) (xy 236.7676 123.3634) (xy 236.7676 118.2326) (xy 236.662173 117.702583) (xy 236.361943 117.253257) (xy 236.312428 117.220172) (xy 236.279343 117.170657) (xy 232.520232 113.411546) (xy 232.474526 113.181766) (xy 232.276233 112.885) (xy 232.899995 112.885) (xy 232.9 112.885001) (xy 233.182786 112.82875) (xy 233.238675 112.817633) (xy 233.52579 112.62579) (xy 233.525791 112.625789) (xy 233.862787 112.288792) (xy 233.86279 112.28879) (xy 234.054633 112.001675) (xy 234.086623 111.840852) (xy 234.122001 111.663) (xy 234.122 111.662995) (xy 234.122 111.396) (xy 235.190704 111.396) (xy 235.256235 111.461645) (xy 235.673244 111.634803) (xy 236.124775 111.635197) (xy 236.542086 111.462767) (xy 236.861645 111.143765) (xy 237.034803 110.726756) (xy 237.035197 110.275225) (xy 236.862767 109.857914) (xy 236.543765 109.538355) (xy 236.126756 109.365197) (xy 235.675225 109.364803) (xy 235.257914 109.537233) (xy 235.168992 109.626) (xy 233.96005 109.626) (xy 233.944809 109.603191) (xy 233.782891 109.495) (xy 233.944809 109.386809) (xy 234.085157 109.176765) (xy 234.13444 108.929) (xy 234.13444 108.617609) (xy 237.356538 108.617609) (xy 237.371714 108.709376) (xy 237.618067 109.129125) (xy 238.006299 109.422647) (xy 238.477304 109.545256) (xy 238.673 109.382547) (xy 238.673 108.427) (xy 238.927 108.427) (xy 238.927 109.382547) (xy 239.122696 109.545256) (xy 239.593701 109.422647) (xy 239.981933 109.129125) (xy 240.228286 108.709376) (xy 240.243462 108.617609) (xy 240.118731 108.427) (xy 238.927 108.427) (xy 238.673 108.427) (xy 237.481269 108.427) (xy 237.356538 108.617609) (xy 234.13444 108.617609) (xy 234.13444 108.029) (xy 234.085157 107.781235) (xy 234.022 107.686715) (xy 234.022 107.332) (xy 236.402995 107.332) (xy 236.403 107.332001) (xy 236.685484 107.27581) (xy 236.741675 107.264633) (xy 237.02879 107.07279) (xy 237.371463 106.730117) (xy 237.379916 106.772614) (xy 237.64763 107.173277) (xy 237.840891 107.30241) (xy 237.618067 107.470875) (xy 237.371714 107.890624) (xy 237.356538 107.982391) (xy 237.481269 108.173) (xy 238.673 108.173) (xy 238.673 108.153) (xy 238.927 108.153) (xy 238.927 108.173) (xy 240.118731 108.173) (xy 240.243462 107.982391) (xy 240.228286 107.890624) (xy 239.981933 107.470875) (xy 239.759109 107.30241) (xy 239.95237 107.173277) (xy 240.220084 106.772614) (xy 240.314093 106.3) (xy 240.220084 105.827386) (xy 239.95237 105.426723) (xy 239.762715 105.3) (xy 239.95237 105.173277) (xy 240.220084 104.772614) (xy 240.314093 104.3) (xy 240.220084 103.827386) (xy 239.968514 103.450884) (xy 240.107809 103.357809) (xy 240.248157 103.147765) (xy 240.29744 102.9) (xy 240.29744 101.7) (xy 240.248157 101.452235) (xy 240.107809 101.242191) (xy 239.897765 101.101843) (xy 239.685 101.059522) (xy 239.685 98.7) (xy 239.617633 98.361325) (xy 239.42579 98.07421) (xy 239.425787 98.074208) (xy 239.04479 97.69321) (xy 239.003774 97.665804) (xy 238.757675 97.501367) (xy 238.701484 97.49019) (xy 238.419 97.433999) (xy 238.418995 97.434) (xy 233.96005 97.434) (xy 233.944809 97.411191) (xy 233.781742 97.302233) (xy 233.846698 97.275327) (xy 234.025327 97.096699) (xy 234.122 96.86331) (xy 234.122 96.57275) (xy 233.96325 96.414) (xy 233.362 96.414) (xy 233.362 96.434) (xy 233.112 96.434) (xy 233.112 96.414) (xy 233.09 96.414) (xy 233.09 96.16) (xy 233.112 96.16) (xy 233.112 95.36075) (xy 233.362 95.36075) (xy 233.362 96.16) (xy 233.96325 96.16) (xy 234.122 96.00125) (xy 234.122 95.884212) (xy 234.159566 95.940434) (xy 234.164959 95.945827) (xy 234.164803 96.124775) (xy 234.337233 96.542086) (xy 234.656235 96.861645) (xy 235.073244 97.034803) (xy 235.524775 97.035197) (xy 235.942086 96.862767) (xy 236.261645 96.543765) (xy 236.434803 96.126756) (xy 236.435197 95.675225) (xy 236.262767 95.257914) (xy 235.943765 94.938355) (xy 235.760216 94.862139) (xy 235.79744 94.675) (xy 235.79744 93.925) (xy 235.748157 93.677235) (xy 235.607809 93.467191) (xy 235.397765 93.326843) (xy 235.15 93.27756) (xy 234.35 93.27756) (xy 234.102235 93.326843) (xy 234.010898 93.387873) (xy 234.009698 93.386673) (xy 233.776309 93.29) (xy 233.53575 93.29) (xy 233.377 93.44875) (xy 233.377 94.173) (xy 233.397 94.173) (xy 233.397 94.427) (xy 233.377 94.427) (xy 233.377 95.15125) (xy 233.47425 95.2485) (xy 233.362 95.36075) (xy 233.112 95.36075) (xy 233.01275 95.2615) (xy 233.123 95.15125) (xy 233.123 94.427) (xy 232.37375 94.427) (xy 232.215 94.58575) (xy 232.215 94.80131) (xy 232.311673 95.034699) (xy 232.490302 95.213327) (xy 232.661824 95.284374) (xy 232.627302 95.298673) (xy 232.485654 95.44032) (xy 232.444809 95.379191) (xy 232.234765 95.238843) (xy 231.987 95.18956) (xy 231.487 95.18956) (xy 231.239235 95.238843) (xy 231.029191 95.379191) (xy 230.888843 95.589235) (xy 230.83956 95.837) (xy 230.83956 96.737) (xy 230.888843 96.984765) (xy 230.902 97.004456) (xy 230.902 97.601544) (xy 230.888843 97.621235) (xy 230.83956 97.869) (xy 230.83956 98.235572) (xy 230.110132 98.965) (xy 212.572 98.965) (xy 212.252459 99.028561) (xy 211.985055 99.207235) (xy 211.981566 99.209566) (xy 210.179566 101.011566) (xy 209.998561 101.282459) (xy 209.983239 101.359485) (xy 209.760235 101.403843) (xy 209.550191 101.544191) (xy 209.5 101.619307) (xy 209.449809 101.544191) (xy 209.239765 101.403843) (xy 208.992 101.35456) (xy 207.468 101.35456) (xy 207.220235 101.403843) (xy 207.010191 101.544191) (xy 206.96 101.619307) (xy 206.909809 101.544191) (xy 206.699765 101.403843) (xy 206.452 101.35456) (xy 205.2836 101.35456) (xy 205.035835 101.403843) (xy 204.825791 101.544191) (xy 204.7001 101.732299) (xy 204.7001 100.9352) (xy 204.594673 100.405183) (xy 204.294443 99.955857) (xy 203.220023 98.881437) (xy 203.182554 98.856401) (xy 202.770697 98.581207) (xy 202.537226 98.534767) (xy 202.704577 98.072463) (xy 202.677989 97.486991) (xy 202.50509 97.069577) (xy 202.255013 96.990752) (xy 201.399205 97.84656) (xy 201.413348 97.860703) (xy 201.233743 98.040308) (xy 201.2196 98.026165) (xy 201.205458 98.040308) (xy 201.025853 97.860703) (xy 201.039995 97.84656) (xy 200.184187 96.990752) (xy 199.93411 97.069577) (xy 199.734623 97.620657) (xy 199.761211 98.206129) (xy 199.93411 98.623543) (xy 200.16276 98.695614) (xy 199.884657 98.881437) (xy 199.830105 98.96308) (xy 198.014659 98.96308) (xy 197.188483 98.136903) (xy 197.198654 98.12168) (xy 197.340302 98.263327) (xy 197.573691 98.36) (xy 197.91425 98.36) (xy 198.073 98.20125) (xy 198.073 97.227) (xy 198.327 97.227) (xy 198.327 98.20125) (xy 198.48575 98.36) (xy 198.826309 98.36) (xy 199.059698 98.263327) (xy 199.238327 98.084699) (xy 199.335 97.85131) (xy 199.335 97.38575) (xy 199.17625 97.227) (xy 198.327 97.227) (xy 198.073 97.227) (xy 198.053 97.227) (xy 198.053 96.973) (xy 198.073 96.973) (xy 198.073 95.99875) (xy 198.327 95.99875) (xy 198.327 96.973) (xy 199.17625 96.973) (xy 199.335 96.81425) (xy 199.335 96.811147) (xy 200.363792 96.811147) (xy 201.2196 97.666955) (xy 202.075408 96.811147) (xy 201.996583 96.56107) (xy 201.445503 96.361583) (xy 200.860031 96.388171) (xy 200.442617 96.56107) (xy 200.363792 96.811147) (xy 199.335 96.811147) (xy 199.335 96.34869) (xy 199.238327 96.115301) (xy 199.059698 95.936673) (xy 198.826309 95.84) (xy 198.48575 95.84) (xy 198.327 95.99875) (xy 198.073 95.99875) (xy 197.91425 95.84) (xy 197.573691 95.84) (xy 197.340302 95.936673) (xy 197.198654 96.07832) (xy 197.157809 96.017191) (xy 196.947765 95.876843) (xy 196.7 95.82756) (xy 195.7 95.82756) (xy 195.452235 95.876843) (xy 195.242191 96.017191) (xy 195.18203 96.107228) (xy 194.517401 95.442599) (xy 194.270839 95.277852) (xy 194.226337 95.269) (xy 197.4604 95.269) (xy 197.751239 95.211148) (xy 197.997801 95.046401) (xy 198.566952 94.47725) (xy 199.4275 94.47725) (xy 199.4275 94.94281) (xy 199.524173 95.176199) (xy 199.702802 95.354827) (xy 199.936191 95.4515) (xy 200.27675 95.4515) (xy 200.4355 95.29275) (xy 200.4355 94.3185) (xy 199.58625 94.3185) (xy 199.4275 94.47725) (xy 198.566952 94.47725) (xy 199.4275 93.616702) (xy 199.4275 93.90575) (xy 199.58625 94.0645) (xy 200.4355 94.0645) (xy 200.4355 94.0445) (xy 200.6895 94.0445) (xy 200.6895 94.0645) (xy 200.7095 94.0645) (xy 200.7095 94.3185) (xy 200.6895 94.3185) (xy 200.6895 95.29275) (xy 200.84825 95.4515) (xy 201.188809 95.4515) (xy 201.422198 95.354827) (xy 201.563846 95.21318) (xy 201.604691 95.274309) (xy 201.814735 95.414657) (xy 202.0625 95.46394) (xy 203.0625 95.46394) (xy 203.310265 95.414657) (xy 203.4422 95.3265) (xy 204.63616 95.3265) (xy 204.63616 95.398) (xy 204.685443 95.645765) (xy 204.825791 95.855809) (xy 205.035835 95.996157) (xy 205.102731 96.009463) (xy 206.33482 97.241552) (xy 206.494035 97.401045) (xy 206.911044 97.574203) (xy 207.362575 97.574597) (xy 207.779886 97.402167) (xy 208.099445 97.083165) (xy 208.272603 96.666156) (xy 208.272997 96.214625) (xy 208.203091 96.04544) (xy 208.992 96.04544) (xy 209.239765 95.996157) (xy 209.449809 95.855809) (xy 209.5 95.780693) (xy 209.550191 95.855809) (xy 209.666333 95.933413) (xy 209.508197 96.314244) (xy 209.507803 96.765775) (xy 209.680233 97.183086) (xy 209.999235 97.502645) (xy 210.416244 97.675803) (xy 210.867775 97.676197) (xy 211.285086 97.503767) (xy 211.604645 97.184765) (xy 211.777803 96.767756) (xy 211.778197 96.316225) (xy 211.65611 96.020753) (xy 211.779765 95.996157) (xy 211.989809 95.855809) (xy 212.037063 95.785089) (xy 212.188302 95.936327) (xy 212.421691 96.033) (xy 212.84645 96.033) (xy 213.0052 95.87425) (xy 213.0052 94.509) (xy 213.2592 94.509) (xy 213.2592 95.87425) (xy 213.41795 96.033) (xy 213.842709 96.033) (xy 214.076098 95.936327) (xy 214.254727 95.757699) (xy 214.3514 95.52431) (xy 214.3514 94.66775) (xy 214.19265 94.509) (xy 213.2592 94.509) (xy 213.0052 94.509) (xy 212.9852 94.509) (xy 212.9852 94.255) (xy 213.0052 94.255) (xy 213.0052 92.88975) (xy 213.2592 92.88975) (xy 213.2592 94.255) (xy 214.19265 94.255) (xy 214.3514 94.09625) (xy 214.3514 93.23969) (xy 214.254727 93.006301) (xy 214.076098 92.827673) (xy 213.842709 92.731) (xy 213.41795 92.731) (xy 213.2592 92.88975) (xy 213.0052 92.88975) (xy 212.84645 92.731) (xy 212.421691 92.731) (xy 212.188302 92.827673) (xy 212.037063 92.978911) (xy 211.989809 92.908191) (xy 211.779765 92.767843) (xy 211.532 92.71856) (xy 211.170139 92.71856) (xy 211.008 92.55642) (xy 211.008 92.481541) (xy 211.02044 92.419) (xy 211.02044 91.785164) (xy 211.041843 91.892765) (xy 211.182191 92.102809) (xy 211.392235 92.243157) (xy 211.64 92.29244) (xy 212.44 92.29244) (xy 212.687765 92.243157) (xy 212.897809 92.102809) (xy 213.038157 91.892765) (xy 213.08744 91.645) (xy 213.08744 90.977242) (xy 213.48256 91.372362) (xy 213.48256 91.445) (xy 213.531843 91.692765) (xy 213.672191 91.902809) (xy 213.882235 92.043157) (xy 214.13 92.09244) (xy 214.282114 92.09244) (xy 214.28916 92.097148) (xy 214.58 92.155) (xy 214.751942 92.120798) (xy 214.677097 92.301044) (xy 214.676703 92.752575) (xy 214.849133 93.169886) (xy 215.168135 93.489445) (xy 215.17716 93.493193) (xy 215.17716 95.398) (xy 215.226443 95.645765) (xy 215.2738 95.716639) (xy 215.2738 96.4775) (xy 215.360197 96.911846) (xy 215.575012 97.233339) (xy 215.585733 97.259286) (xy 215.605743 97.27933) (xy 215.606234 97.280066) (xy 215.74552 97.419352) (xy 215.904735 97.578845) (xy 216.321744 97.752003) (xy 216.773275 97.752397) (xy 216.982845 97.665804) (xy 216.982846 97.665804) (xy 216.982847 97.665803) (xy 217.190586 97.579967) (xy 217.510145 97.260965) (xy 217.683303 96.843956) (xy 217.683697 96.392425) (xy 217.5438 96.05385) (xy 217.5438 95.844748) (xy 217.551191 95.855809) (xy 217.761235 95.996157) (xy 218.009 96.04544) (xy 219.533 96.04544) (xy 219.780765 95.996157) (xy 219.990809 95.855809) (xy 220.041 95.780693) (xy 220.091191 95.855809) (xy 220.199482 95.928167) (xy 220.176197 95.984244) (xy 220.175803 96.435775) (xy 220.348233 96.853086) (xy 220.667235 97.172645) (xy 221.084244 97.345803) (xy 221.317566 97.346007) (xy 221.43046 97.42144) (xy 221.75 97.485) (xy 225.982544 97.485) (xy 226.002235 97.498157) (xy 226.25 97.54744) (xy 227.15 97.54744) (xy 227.397765 97.498157) (xy 227.607809 97.357809) (xy 227.748157 97.147765) (xy 227.79744 96.9) (xy 227.79744 96.4) (xy 227.748157 96.152235) (xy 227.607809 95.942191) (xy 227.544666 95.9) (xy 227.607809 95.857809) (xy 227.748157 95.647765) (xy 227.79744 95.4) (xy 227.79744 94.9) (xy 227.757122 94.697307) (xy 227.860645 94.593965) (xy 228.033803 94.176956) (xy 228.034133 93.79869) (xy 232.215 93.79869) (xy 232.215 94.01425) (xy 232.37375 94.173) (xy 233.123 94.173) (xy 233.123 93.44875) (xy 232.96425 93.29) (xy 232.723691 93.29) (xy 232.490302 93.386673) (xy 232.311673 93.565301) (xy 232.215 93.79869) (xy 228.034133 93.79869) (xy 228.034197 93.725425) (xy 227.861767 93.308114) (xy 227.542765 92.988555) (xy 227.125756 92.815397) (xy 226.674225 92.815003) (xy 226.256914 92.987433) (xy 225.937355 93.306435) (xy 225.764197 93.723444) (xy 225.763803 94.174975) (xy 225.856468 94.399242) (xy 225.792191 94.442191) (xy 225.651843 94.652235) (xy 225.60256 94.9) (xy 225.60256 95.4) (xy 225.651843 95.647765) (xy 225.763587 95.815) (xy 224.738426 95.815) (xy 224.795727 95.757699) (xy 224.8924 95.52431) (xy 224.8924 94.66775) (xy 224.73365 94.509) (xy 223.8002 94.509) (xy 223.8002 94.529) (xy 223.5462 94.529) (xy 223.5462 94.509) (xy 223.5262 94.509) (xy 223.5262 94.255) (xy 223.5462 94.255) (xy 223.5462 92.88975) (xy 223.8002 92.88975) (xy 223.8002 94.255) (xy 224.73365 94.255) (xy 224.8924 94.09625) (xy 224.8924 93.23969) (xy 224.795727 93.006301) (xy 224.617098 92.827673) (xy 224.383709 92.731) (xy 223.95895 92.731) (xy 223.8002 92.88975) (xy 223.5462 92.88975) (xy 223.38745 92.731) (xy 222.962691 92.731) (xy 222.729302 92.827673) (xy 222.578063 92.978911) (xy 222.530809 92.908191) (xy 222.320765 92.767843) (xy 222.073 92.71856) (xy 221.899768 92.71856) (xy 221.899799 92.68258) (xy 222.289939 92.29244) (xy 222.6 92.29244) (xy 222.847765 92.243157) (xy 223.057809 92.102809) (xy 223.198157 91.892765) (xy 223.24744 91.645) (xy 223.24744 91.154019) (xy 223.668418 91.574997) (xy 223.691843 91.692765) (xy 223.832191 91.902809) (xy 224.042235 92.043157) (xy 224.192384 92.073023) (xy 224.401325 92.212633) (xy 224.74 92.280001) (xy 225.078674 92.212633) (xy 225.287615 92.073023) (xy 225.437765 92.043157) (xy 225.647809 91.902809) (xy 225.788157 91.692765) (xy 225.83744 91.445) (xy 225.83744 90.945) (xy 225.788157 90.697235) (xy 225.647809 90.487191) (xy 225.58668 90.446346) (xy 225.728327 90.304698) (xy 225.825 90.071309) (xy 225.825 89.97875) (xy 225.66625 89.82) (xy 224.867 89.82) (xy 224.867 89.842) (xy 224.613 89.842) (xy 224.613 89.82) (xy 224.593 89.82) (xy 224.593 89.57) (xy 224.613 89.57) (xy 224.613 88.96875) (xy 224.867 88.96875) (xy 224.867 89.57) (xy 225.66625 89.57) (xy 225.825 89.41125) (xy 225.825 89.318691) (xy 225.728327 89.085302) (xy 225.549699 88.906673) (xy 225.31631 88.81) (xy 225.02575 88.81) (xy 224.867 88.96875) (xy 224.613 88.96875) (xy 224.45425 88.81) (xy 224.16369 88.81) (xy 223.930301 88.906673) (xy 223.751673 89.085302) (xy 223.731232 89.134652) (xy 223.36677 88.77019) (xy 223.276688 88.71) (xy 243.29 88.71) ) ) (filled_polygon (pts (xy 211.182191 88.787191) (xy 211.041843 88.997235) (xy 210.99256 89.245) (xy 210.99256 89.939) (xy 205.436 89.939) (xy 205.145161 89.996852) (xy 204.898599 90.161599) (xy 204.587798 90.4724) (xy 201.947274 90.4724) (xy 202.014 90.31131) (xy 202.014 90.09575) (xy 201.85525 89.937) (xy 201.106 89.937) (xy 201.106 89.957) (xy 200.852 89.957) (xy 200.852 89.937) (xy 200.832 89.937) (xy 200.832 89.683) (xy 200.852 89.683) (xy 200.852 88.95875) (xy 201.106 88.95875) (xy 201.106 89.683) (xy 201.85525 89.683) (xy 202.014 89.52425) (xy 202.014 89.30869) (xy 201.917327 89.075301) (xy 201.738698 88.896673) (xy 201.505309 88.8) (xy 201.26475 88.8) (xy 201.106 88.95875) (xy 200.852 88.95875) (xy 200.69325 88.8) (xy 200.452691 88.8) (xy 200.219302 88.896673) (xy 200.218102 88.897873) (xy 200.126765 88.836843) (xy 199.879 88.78756) (xy 199.079 88.78756) (xy 198.831235 88.836843) (xy 198.62447 88.975) (xy 198.29 88.975) (xy 197.970459 89.038561) (xy 197.747953 89.187235) (xy 197.699566 89.219566) (xy 197.616862 89.30227) (xy 192.04851 89.30227) (xy 191.800745 89.351553) (xy 191.590701 89.491901) (xy 191.450353 89.701945) (xy 191.40107 89.94971) (xy 191.40107 91.340128) (xy 189.6245 93.116698) (xy 188.592155 92.084353) (xy 188.59893 92.05029) (xy 188.59893 89.94971) (xy 188.549647 89.701945) (xy 188.409299 89.491901) (xy 188.199255 89.351553) (xy 187.95149 89.30227) (xy 182.35079 89.30227) (xy 182.210953 89.330085) (xy 182.100434 89.219566) (xy 182.052047 89.187235) (xy 181.829541 89.038561) (xy 181.51 88.975) (xy 181.38653 88.975) (xy 181.179765 88.836843) (xy 180.932 88.78756) (xy 180.132 88.78756) (xy 179.884235 88.836843) (xy 179.792898 88.897873) (xy 179.791698 88.896673) (xy 179.558309 88.8) (xy 179.31775 88.8) (xy 179.159 88.95875) (xy 179.159 89.683) (xy 179.179 89.683) (xy 179.179 89.937) (xy 179.159 89.937) (xy 179.159 90.66125) (xy 179.31775 90.82) (xy 179.558309 90.82) (xy 179.791698 90.723327) (xy 179.792898 90.722127) (xy 179.884235 90.783157) (xy 180.132 90.83244) (xy 180.932 90.83244) (xy 181.179765 90.783157) (xy 181.253213 90.734081) (xy 181.70335 91.184218) (xy 181.70335 91.456438) (xy 181.540839 91.347852) (xy 181.25 91.29) (xy 181.0297 91.29) (xy 180.897765 91.201843) (xy 180.65 91.15256) (xy 179.75 91.15256) (xy 179.502235 91.201843) (xy 179.292191 91.342191) (xy 179.151843 91.552235) (xy 179.10256 91.8) (xy 179.10256 92.3) (xy 179.151843 92.547765) (xy 179.292191 92.757809) (xy 179.355334 92.8) (xy 179.292191 92.842191) (xy 179.151843 93.052235) (xy 179.10256 93.3) (xy 179.10256 93.8) (xy 179.151843 94.047765) (xy 179.292191 94.257809) (xy 179.44 94.356573) (xy 179.44 94.943541) (xy 179.407885 94.965) (xy 179.342115 94.965) (xy 179.172765 94.851843) (xy 178.925 94.80256) (xy 178.175 94.80256) (xy 177.927235 94.851843) (xy 177.717191 94.992191) (xy 177.576843 95.202235) (xy 177.52756 95.45) (xy 177.52756 95.56) (xy 177.333226 95.56) (xy 177.145 95.52256) (xy 175.395 95.52256) (xy 175.147235 95.571843) (xy 174.937191 95.712191) (xy 174.796843 95.922235) (xy 174.74756 96.17) (xy 174.74756 96.62) (xy 174.767451 96.72) (xy 174.74756 96.82) (xy 174.74756 97.27) (xy 174.761498 97.340073) (xy 174.76 97.34369) (xy 174.76 97.42375) (xy 174.782647 97.446397) (xy 174.796843 97.517765) (xy 174.915269 97.695) (xy 174.796843 97.872235) (xy 174.782647 97.943603) (xy 174.76 97.96625) (xy 174.76 98.04631) (xy 174.761498 98.049927) (xy 174.74756 98.12) (xy 174.74756 98.57) (xy 174.767451 98.67) (xy 174.74756 98.77) (xy 174.74756 99.22) (xy 174.767451 99.32) (xy 174.74756 99.42) (xy 174.74756 99.87) (xy 174.767451 99.97) (xy 174.74756 100.07) (xy 174.74756 100.52) (xy 174.767451 100.62) (xy 174.74756 100.72) (xy 174.74756 101.17) (xy 174.767451 101.27) (xy 174.74756 101.37) (xy 174.74756 101.82) (xy 174.767451 101.92) (xy 174.74756 102.02) (xy 174.74756 102.47) (xy 174.767451 102.57) (xy 174.74756 102.67) (xy 174.74756 103.12) (xy 174.761498 103.190073) (xy 174.76 103.19369) (xy 174.76 103.27375) (xy 174.782647 103.296397) (xy 174.796843 103.367765) (xy 174.937191 103.577809) (xy 175.056456 103.6575) (xy 174.91875 103.6575) (xy 174.79425 103.782) (xy 173.178 103.782) (xy 172.887161 103.839852) (xy 172.640599 104.004599) (xy 170.989599 105.655599) (xy 170.824852 105.902161) (xy 170.767 106.193) (xy 170.767 110.511) (xy 170.824852 110.801839) (xy 170.885095 110.892) (xy 170.511691 110.892) (xy 170.278302 110.988673) (xy 170.127063 111.139911) (xy 170.079809 111.069191) (xy 169.869765 110.928843) (xy 169.622 110.87956) (xy 169.154362 110.87956) (xy 168.910502 110.6357) (xy 168.94744 110.45) (xy 168.94744 109.55) (xy 168.898157 109.302235) (xy 168.757809 109.092191) (xy 168.547765 108.951843) (xy 168.3 108.90256) (xy 167.8 108.90256) (xy 167.552235 108.951843) (xy 167.342191 109.092191) (xy 167.3 109.155334) (xy 167.257809 109.092191) (xy 167.047765 108.951843) (xy 166.8 108.90256) (xy 166.3 108.90256) (xy 166.052235 108.951843) (xy 165.842191 109.092191) (xy 165.82695 109.115) (xy 163.957805 109.115) (xy 163.9578 109.114999) (xy 163.957795 109.115) (xy 162.800005 109.115) (xy 162.8 109.114999) (xy 162.509421 109.1728) (xy 162.461325 109.182367) (xy 162.17421 109.37421) (xy 162.174208 109.374213) (xy 160.97421 110.57421) (xy 160.974208 110.574213) (xy 160.883523 110.664897) (xy 160.775225 110.664803) (xy 160.357914 110.837233) (xy 160.038355 111.156235) (xy 159.865197 111.573244) (xy 159.864884 111.932082) (xy 159.653 111.720198) (xy 159.653 105.806802) (xy 162.697802 102.762) (xy 164.669 102.762) (xy 164.959839 102.704148) (xy 165.206401 102.539401) (xy 167.54756 100.198242) (xy 167.54756 100.52) (xy 167.567451 100.62) (xy 167.54756 100.72) (xy 167.54756 101.17) (xy 167.567451 101.27) (xy 167.54756 101.37) (xy 167.54756 101.82) (xy 167.567451 101.92) (xy 167.54756 102.02) (xy 167.54756 102.47) (xy 167.561498 102.540073) (xy 167.56 102.54369) (xy 167.56 102.62375) (xy 167.582647 102.646397) (xy 167.596843 102.717765) (xy 167.717955 102.89902) (xy 167.656673 102.960301) (xy 167.579403 103.146847) (xy 167.56 103.16625) (xy 167.56 103.27375) (xy 167.579403 103.293153) (xy 167.656673 103.479699) (xy 167.834475 103.6575) (xy 167.71875 103.6575) (xy 167.56 103.81625) (xy 167.56 103.89631) (xy 167.656673 104.129699) (xy 167.835302 104.308327) (xy 168.068691 104.405) (xy 168.78425 104.405) (xy 168.943 104.24625) (xy 168.943 103.6575) (xy 168.88175 103.6575) (xy 168.943 103.59625) (xy 168.943 103.398) (xy 169.197 103.398) (xy 169.197 103.59625) (xy 169.25825 103.6575) (xy 169.197 103.6575) (xy 169.197 104.24625) (xy 169.35575 104.405) (xy 170.071309 104.405) (xy 170.304698 104.308327) (xy 170.483327 104.129699) (xy 170.58 103.89631) (xy 170.58 103.81625) (xy 170.42125 103.6575) (xy 170.305525 103.6575) (xy 170.483327 103.479699) (xy 170.560597 103.293153) (xy 170.58 103.27375) (xy 170.58 103.16625) (xy 170.560597 103.146847) (xy 170.483327 102.960301) (xy 170.422045 102.89902) (xy 170.543157 102.717765) (xy 170.557353 102.646397) (xy 170.58 102.62375) (xy 170.58 102.54369) (xy 170.578502 102.540073) (xy 170.59244 102.47) (xy 170.59244 102.02) (xy 170.572549 101.92) (xy 170.59244 101.82) (xy 170.59244 101.37) (xy 170.572549 101.27) (xy 170.59244 101.17) (xy 170.59244 101.055) (xy 171.17234 101.055) (xy 171.199233 101.120086) (xy 171.518235 101.439645) (xy 171.935244 101.612803) (xy 172.386775 101.613197) (xy 172.804086 101.440767) (xy 173.123645 101.121765) (xy 173.296803 100.704756) (xy 173.297197 100.253225) (xy 173.137731 99.867289) (xy 173.361645 99.643765) (xy 173.534803 99.226756) (xy 173.535197 98.775225) (xy 173.362767 98.357914) (xy 173.043765 98.038355) (xy 172.626756 97.865197) (xy 172.457007 97.865049) (xy 172.46 97.85) (xy 172.46 94.1) (xy 172.402148 93.809161) (xy 172.237401 93.562599) (xy 171.137401 92.462599) (xy 170.890839 92.297852) (xy 170.6 92.24) (xy 170.264925 92.24) (xy 170.338027 92.166898) (xy 170.4347 91.933509) (xy 170.4347 91.59295) (xy 170.27595 91.4342) (xy 169.1267 91.4342) (xy 169.1267 91.4542) (xy 168.8727 91.4542) (xy 168.8727 91.4342) (xy 167.72345 91.4342) (xy 167.5647 91.59295) (xy 167.5647 91.933509) (xy 167.604573 92.029771) (xy 167.578231 92.003429) (xy 167.548157 91.852235) (xy 167.407809 91.642191) (xy 167.197765 91.501843) (xy 166.95 91.45256) (xy 166.05 91.45256) (xy 165.802235 91.501843) (xy 165.6703 91.59) (xy 164.8214 91.59) (xy 164.8214 90.85775) (xy 164.66265 90.699) (xy 163.7292 90.699) (xy 163.7292 90.719) (xy 163.4752 90.719) (xy 163.4752 90.699) (xy 163.4552 90.699) (xy 163.4552 90.680891) (xy 167.5647 90.680891) (xy 167.5647 91.02145) (xy 167.72345 91.1802) (xy 168.8727 91.1802) (xy 168.8727 90.33095) (xy 169.1267 90.33095) (xy 169.1267 91.1802) (xy 170.27595 91.1802) (xy 170.4347 91.02145) (xy 170.4347 90.680891) (xy 170.338027 90.447502) (xy 170.159399 90.268873) (xy 169.92601 90.1722) (xy 169.28545 90.1722) (xy 169.1267 90.33095) (xy 168.8727 90.33095) (xy 168.71395 90.1722) (xy 168.07339 90.1722) (xy 167.840001 90.268873) (xy 167.661373 90.447502) (xy 167.5647 90.680891) (xy 163.4552 90.680891) (xy 163.4552 90.445) (xy 163.4752 90.445) (xy 163.4752 89.07975) (xy 163.7292 89.07975) (xy 163.7292 90.445) (xy 164.66265 90.445) (xy 164.8214 90.28625) (xy 164.8214 90.09575) (xy 177.997 90.09575) (xy 177.997 90.31131) (xy 178.093673 90.544699) (xy 178.272302 90.723327) (xy 178.505691 90.82) (xy 178.74625 90.82) (xy 178.905 90.66125) (xy 178.905 89.937) (xy 178.15575 89.937) (xy 177.997 90.09575) (xy 164.8214 90.09575) (xy 164.8214 89.42969) (xy 164.771281 89.30869) (xy 177.997 89.30869) (xy 177.997 89.52425) (xy 178.15575 89.683) (xy 178.905 89.683) (xy 178.905 88.95875) (xy 178.74625 88.8) (xy 178.505691 88.8) (xy 178.272302 88.896673) (xy 178.093673 89.075301) (xy 177.997 89.30869) (xy 164.771281 89.30869) (xy 164.724727 89.196301) (xy 164.546098 89.017673) (xy 164.312709 88.921) (xy 163.88795 88.921) (xy 163.7292 89.07975) (xy 163.4752 89.07975) (xy 163.31645 88.921) (xy 162.891691 88.921) (xy 162.658302 89.017673) (xy 162.507063 89.168911) (xy 162.459809 89.098191) (xy 162.249765 88.957843) (xy 162.002 88.90856) (xy 160.478 88.90856) (xy 160.230235 88.957843) (xy 160.020191 89.098191) (xy 159.97 89.173307) (xy 159.919809 89.098191) (xy 159.709765 88.957843) (xy 159.462 88.90856) (xy 157.938 88.90856) (xy 157.690235 88.957843) (xy 157.480191 89.098191) (xy 157.43 89.173307) (xy 157.379809 89.098191) (xy 157.169765 88.957843) (xy 156.922 88.90856) (xy 155.7536 88.90856) (xy 155.505835 88.957843) (xy 155.295791 89.098191) (xy 155.155443 89.308235) (xy 155.10616 89.556) (xy 155.10616 91.588) (xy 155.155443 91.835765) (xy 155.202961 91.90688) (xy 155.203066 92.782045) (xy 155.165197 92.873244) (xy 155.164803 93.324775) (xy 155.337233 93.742086) (xy 155.656235 94.061645) (xy 156.073244 94.234803) (xy 156.524775 94.235197) (xy 156.525252 94.235) (xy 158.15 94.235) (xy 158.584346 94.148603) (xy 158.952566 93.902566) (xy 159.502566 93.352567) (xy 159.748603 92.984346) (xy 159.755944 92.94744) (xy 159.835 92.55) (xy 159.835 92.102477) (xy 159.919809 92.045809) (xy 159.97 91.970693) (xy 160.020191 92.045809) (xy 160.230235 92.186157) (xy 160.478 92.23544) (xy 160.528821 92.23544) (xy 160.537852 92.280839) (xy 160.702599 92.527401) (xy 161.062599 92.887401) (xy 161.309161 93.052148) (xy 161.6 93.11) (xy 165.640368 93.11) (xy 165.592191 93.142191) (xy 165.451843 93.352235) (xy 165.40256 93.6) (xy 165.40256 94.1) (xy 165.451843 94.347765) (xy 165.592191 94.557809) (xy 165.715 94.639868) (xy 165.715 94.727269) (xy 165.665097 94.801954) (xy 165.5787 95.2363) (xy 165.5787 95.89231) (xy 165.578503 96.118075) (xy 165.702853 96.419025) (xy 165.594839 96.346852) (xy 165.304 96.289) (xy 155.017 96.289) (xy 154.726161 96.346852) (xy 154.479599 96.511599) (xy 153.132599 97.858599) (xy 152.967852 98.105161) (xy 152.91 98.396) (xy 152.91 98.890353) (xy 152.852235 98.901843) (xy 152.642191 99.042191) (xy 152.6 99.105334) (xy 152.557809 99.042191) (xy 152.347765 98.901843) (xy 152.1 98.85256) (xy 152.015 98.85256) (xy 152.015 97.922453) (xy 152.105145 97.832465) (xy 152.278303 97.415456) (xy 152.278697 96.963925) (xy 152.106267 96.546614) (xy 151.787265 96.227055) (xy 151.370256 96.053897) (xy 150.918725 96.053503) (xy 150.501414 96.225933) (xy 150.181855 96.544935) (xy 150.008697 96.961944) (xy 150.008303 97.413475) (xy 150.180733 97.830786) (xy 150.245 97.895165) (xy 150.245 99.265) (xy 149 99.265) (xy 148.661325 99.332367) (xy 148.37421 99.52421) (xy 148.374208 99.524213) (xy 148.14201 99.75641) (xy 147.950167 100.043525) (xy 147.950167 100.043526) (xy 147.882799 100.3822) (xy 147.8828 100.382205) (xy 147.8828 100.78328) (xy 147.725791 100.888191) (xy 147.585443 101.098235) (xy 147.53616 101.346) (xy 147.53616 103.378) (xy 147.585443 103.625765) (xy 147.725791 103.835809) (xy 147.935835 103.976157) (xy 148.1836 104.02544) (xy 149.352 104.02544) (xy 149.599765 103.976157) (xy 149.809809 103.835809) (xy 149.86 103.760693) (xy 149.910191 103.835809) (xy 150.120235 103.976157) (xy 150.368 104.02544) (xy 151.892 104.02544) (xy 152.139765 103.976157) (xy 152.349809 103.835809) (xy 152.4 103.760693) (xy 152.450191 103.835809) (xy 152.660235 103.976157) (xy 152.908 104.02544) (xy 154.432 104.02544) (xy 154.679765 103.976157) (xy 154.889809 103.835809) (xy 154.937063 103.765089) (xy 155.088302 103.916327) (xy 155.321691 104.013) (xy 155.74645 104.013) (xy 155.9052 103.85425) (xy 155.9052 102.489) (xy 155.8852 102.489) (xy 155.8852 102.235) (xy 155.9052 102.235) (xy 155.9052 102.215) (xy 156.1592 102.215) (xy 156.1592 102.235) (xy 157.09265 102.235) (xy 157.2514 102.07625) (xy 157.2514 101.21969) (xy 157.154727 100.986301) (xy 157.02031 100.851885) (xy 157.169765 100.822157) (xy 157.379809 100.681809) (xy 157.43 100.606693) (xy 157.480191 100.681809) (xy 157.690235 100.822157) (xy 157.938 100.87144) (xy 157.94 100.87144) (xy 157.94 102.068198) (xy 157.2514 102.756798) (xy 157.2514 102.64775) (xy 157.09265 102.489) (xy 156.1592 102.489) (xy 156.1592 103.85425) (xy 156.31795 104.013) (xy 156.742709 104.013) (xy 156.94 103.931279) (xy 156.94 109.434515) (xy 156.864165 109.383843) (xy 156.6164 109.33456) (xy 155.448 109.33456) (xy 155.200235 109.383843) (xy 154.990191 109.524191) (xy 154.94 109.599307) (xy 154.889809 109.524191) (xy 154.679765 109.383843) (xy 154.432 109.33456) (xy 152.908 109.33456) (xy 152.660235 109.383843) (xy 152.450191 109.524191) (xy 152.4 109.599307) (xy 152.349809 109.524191) (xy 152.139765 109.383843) (xy 151.892 109.33456) (xy 150.368 109.33456) (xy 150.120235 109.383843) (xy 149.910191 109.524191) (xy 149.86 109.599307) (xy 149.809809 109.524191) (xy 149.599765 109.383843) (xy 149.352 109.33456) (xy 148.1836 109.33456) (xy 147.935835 109.383843) (xy 147.725791 109.524191) (xy 147.585443 109.734235) (xy 147.53616 109.982) (xy 147.53616 112.014) (xy 147.585443 112.261765) (xy 147.725791 112.471809) (xy 147.935835 112.612157) (xy 148.1836 112.66144) (xy 149.352 112.66144) (xy 149.599765 112.612157) (xy 149.809809 112.471809) (xy 149.86 112.396693) (xy 149.910191 112.471809) (xy 150.120235 112.612157) (xy 150.368 112.66144) (xy 150.37 112.66144) (xy 150.37 115.58) (xy 150.427852 115.870839) (xy 150.592599 116.117401) (xy 152.52256 118.047362) (xy 152.52256 118.52) (xy 152.571843 118.767765) (xy 152.712191 118.977809) (xy 152.775334 119.02) (xy 152.712191 119.062191) (xy 152.571843 119.272235) (xy 152.52256 119.52) (xy 152.52256 120.02) (xy 152.571843 120.267765) (xy 152.712191 120.477809) (xy 152.86 120.576573) (xy 152.86 121.56) (xy 152.917852 121.850839) (xy 153.082599 122.097401) (xy 154.701061 123.715863) (xy 154.6614 123.915255) (xy 154.6614 124.284745) (xy 154.775474 124.858234) (xy 155.063971 125.29) (xy 146.71 125.29) (xy 146.71 88.71) (xy 211.297715 88.71) ) ) (filled_polygon (pts (xy 205.864804 114.524775) (xy 206.037234 114.942086) (xy 206.356236 115.261645) (xy 206.773245 115.434803) (xy 206.937575 115.434946) (xy 207.061325 115.517633) (xy 207.315 115.568092) (xy 207.315 116.099995) (xy 207.314999 116.1) (xy 207.36254 116.339) (xy 207.382367 116.438675) (xy 207.53346 116.664803) (xy 207.57421 116.72579) (xy 209.515 118.666579) (xy 209.515 119.349855) (xy 209.12063 119.743537) (xy 208.890262 120.298325) (xy 208.889738 120.89904) (xy 209.119138 121.454229) (xy 209.543537 121.87937) (xy 210.098325 122.109738) (xy 210.69904 122.110262) (xy 211.254229 121.880862) (xy 211.650318 121.485464) (xy 212.043537 121.87937) (xy 212.598325 122.109738) (xy 213.19904 122.110262) (xy 213.754229 121.880862) (xy 214.150318 121.485464) (xy 214.543537 121.87937) (xy 215.098325 122.109738) (xy 215.69904 122.110262) (xy 216.254229 121.880862) (xy 216.650318 121.485464) (xy 217.043537 121.87937) (xy 217.598325 122.109738) (xy 218.19904 122.110262) (xy 218.754229 121.880862) (xy 218.932203 121.703198) (xy 218.986673 121.834699) (xy 219.165302 122.013327) (xy 219.398691 122.11) (xy 220.11425 122.11) (xy 220.273 121.95125) (xy 220.273 120.727) (xy 220.527 120.727) (xy 220.527 121.95125) (xy 220.68575 122.11) (xy 221.401309 122.11) (xy 221.634698 122.013327) (xy 221.813327 121.834699) (xy 221.91 121.60131) (xy 221.91 120.88575) (xy 221.75125 120.727) (xy 220.527 120.727) (xy 220.273 120.727) (xy 220.253 120.727) (xy 220.253 120.473) (xy 220.273 120.473) (xy 220.273 119.24875) (xy 220.527 119.24875) (xy 220.527 120.473) (xy 221.75125 120.473) (xy 221.91 120.31425) (xy 221.91 119.59869) (xy 221.813327 119.365301) (xy 221.634698 119.186673) (xy 221.401309 119.09) (xy 220.68575 119.09) (xy 220.527 119.24875) (xy 220.273 119.24875) (xy 220.11425 119.09) (xy 219.398691 119.09) (xy 219.165302 119.186673) (xy 218.986673 119.365301) (xy 218.93224 119.496714) (xy 218.785 119.349217) (xy 218.785 117.492) (xy 220.492995 117.492) (xy 220.493 117.492001) (xy 220.775484 117.43581) (xy 220.831675 117.424633) (xy 221.11879 117.23279) (xy 221.555787 116.795792) (xy 221.55579 116.79579) (xy 221.747633 116.508675) (xy 221.815 116.17) (xy 221.815 115.301126) (xy 221.98967 115.184415) (xy 222.2 114.869634) (xy 222.335 115.071676) (xy 222.335 115.337) (xy 222.421397 115.771346) (xy 222.582683 116.012727) (xy 222.667434 116.139566) (xy 224.572434 118.044566) (xy 224.940654 118.290603) (xy 225.375 118.377) (xy 229.82 118.377) (xy 230.254346 118.290603) (xy 230.622566 118.044566) (xy 231.892566 116.774566) (xy 231.921931 116.730617) (xy 233.9976 118.806286) (xy 233.9976 122.2197) (xy 208.219486 122.2197) (xy 204.397443 118.397657) (xy 204.362352 118.37421) (xy 203.948117 118.097427) (xy 203.5571 118.019649) (xy 203.5571 116.761586) (xy 205.864866 114.45382) ) ) (filled_polygon (pts (xy 195.311673 105.465301) (xy 195.215 105.69869) (xy 195.215 105.91425) (xy 195.37375 106.073) (xy 196.123 106.073) (xy 196.123 106.053) (xy 196.377 106.053) (xy 196.377 106.073) (xy 196.397 106.073) (xy 196.397 106.327) (xy 196.377 106.327) (xy 196.377 107.05125) (xy 196.53575 107.21) (xy 196.776309 107.21) (xy 197.009698 107.113327) (xy 197.010898 107.112127) (xy 197.102235 107.173157) (xy 197.35 107.22244) (xy 198.036709 107.22244) (xy 198.4397 107.3026) (xy 204.1406 107.3026) (xy 204.216264 107.28755) (xy 204.621732 107.693018) (xy 204.547 107.76775) (xy 204.547 109.133) (xy 204.567 109.133) (xy 204.567 109.387) (xy 204.547 109.387) (xy 204.547 110.75225) (xy 204.70575 110.911) (xy 205.40991 110.911) (xy 205.448 110.895223) (xy 205.448 110.953314) (xy 201.192757 115.208557) (xy 200.892527 115.657883) (xy 200.80001 116.122998) (xy 200.651252 116.122998) (xy 200.81 115.96425) (xy 200.81 115.723691) (xy 200.713327 115.490302) (xy 200.534699 115.311673) (xy 200.30131 115.215) (xy 200.08575 115.215) (xy 199.927 115.37375) (xy 199.927 116.123) (xy 199.947 116.123) (xy 199.947 116.377) (xy 199.927 116.377) (xy 199.927 116.397) (xy 199.673 116.397) (xy 199.673 116.377) (xy 199.653 116.377) (xy 199.653 116.123) (xy 199.673 116.123) (xy 199.673 115.37375) (xy 199.51425 115.215) (xy 199.29869 115.215) (xy 199.065301 115.311673) (xy 198.886673 115.490302) (xy 198.79 115.723691) (xy 198.79 115.732982) (xy 198.626756 115.665197) (xy 198.175225 115.664803) (xy 198.174748 115.665) (xy 197.63437 115.665) (xy 197.661 115.600709) (xy 197.661 114.57515) (xy 197.50225 114.4164) (xy 196.038 114.4164) (xy 196.038 114.4364) (xy 195.784 114.4364) (xy 195.784 114.4164) (xy 194.31975 114.4164) (xy 194.161 114.57515) (xy 194.161 115.600709) (xy 194.18763 115.665) (xy 193.485 115.665) (xy 193.485 115.6297) (xy 193.573157 115.497765) (xy 193.62244 115.25) (xy 193.62244 114.45) (xy 193.573157 114.202235) (xy 193.512127 114.110898) (xy 193.513327 114.109698) (xy 193.61 113.876309) (xy 193.61 113.63575) (xy 193.45125 113.477) (xy 192.727 113.477) (xy 192.727 113.497) (xy 192.473 113.497) (xy 192.473 113.477) (xy 191.027 113.477) (xy 191.027 113.497) (xy 190.773 113.497) (xy 190.773 113.477) (xy 190.04875 113.477) (xy 189.89 113.63575) (xy 189.89 113.876309) (xy 189.926737 113.965) (xy 188.616579 113.965) (xy 188.385 113.73342) (xy 188.385 112.823691) (xy 189.89 112.823691) (xy 189.89 113.06425) (xy 190.04875 113.223) (xy 190.773 113.223) (xy 190.773 112.47375) (xy 191.027 112.47375) (xy 191.027 113.223) (xy 192.473 113.223) (xy 192.473 112.47375) (xy 192.727 112.47375) (xy 192.727 113.223) (xy 193.45125 113.223) (xy 193.61 113.06425) (xy 193.61 112.978091) (xy 194.161 112.978091) (xy 194.161 114.00365) (xy 194.31975 114.1624) (xy 195.784 114.1624) (xy 195.784 112.62815) (xy 196.038 112.62815) (xy 196.038 114.1624) (xy 197.50225 114.1624) (xy 197.661 114.00365) (xy 197.661 112.978091) (xy 197.564327 112.744702) (xy 197.385699 112.566073) (xy 197.15231 112.4694) (xy 196.19675 112.4694) (xy 196.038 112.62815) (xy 195.784 112.62815) (xy 195.62525 112.4694) (xy 194.66969 112.4694) (xy 194.436301 112.566073) (xy 194.257673 112.744702) (xy 194.161 112.978091) (xy 193.61 112.978091) (xy 193.61 112.823691) (xy 193.513327 112.590302) (xy 193.334699 112.411673) (xy 193.10131 112.315) (xy 192.88575 112.315) (xy 192.727 112.47375) (xy 192.473 112.47375) (xy 192.31425 112.315) (xy 192.09869 112.315) (xy 191.865301 112.411673) (xy 191.75 112.526975) (xy 191.634699 112.411673) (xy 191.40131 112.315) (xy 191.18575 112.315) (xy 191.027 112.47375) (xy 190.773 112.47375) (xy 190.61425 112.315) (xy 190.39869 112.315) (xy 190.165301 112.411673) (xy 189.986673 112.590302) (xy 189.89 112.823691) (xy 188.385 112.823691) (xy 188.385 111.656637) (xy 188.573244 111.734803) (xy 189.024775 111.735197) (xy 189.442086 111.562767) (xy 189.645207 111.36) (xy 190.4 111.36) (xy 190.690839 111.302148) (xy 190.937401 111.137401) (xy 191.437401 110.637401) (xy 191.602148 110.390839) (xy 191.66 110.1) (xy 191.66 109.075255) (xy 195.3014 109.075255) (xy 195.3014 109.444745) (xy 195.415474 110.018234) (xy 195.74033 110.504415) (xy 196.226511 110.829271) (xy 196.8 110.943345) (xy 197.373489 110.829271) (xy 197.85967 110.504415) (xy 198.07 110.189634) (xy 198.28033 110.504415) (xy 198.766511 110.829271) (xy 199.34 110.943345) (xy 199.913489 110.829271) (xy 200.39967 110.504415) (xy 200.61 110.189634) (xy 200.82033 110.504415) (xy 201.306511 110.829271) (xy 201.88 110.943345) (xy 202.453489 110.829271) (xy 202.93967 110.504415) (xy 202.9545 110.48222) (xy 203.018073 110.635698) (xy 203.196701 110.814327) (xy 203.43009 110.911) (xy 204.13425 110.911) (xy 204.293 110.75225) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 107.76775) (xy 204.13425 107.609) (xy 203.43009 107.609) (xy 203.196701 107.705673) (xy 203.018073 107.884302) (xy 202.9545 108.03778) (xy 202.93967 108.015585) (xy 202.453489 107.690729) (xy 201.88 107.576655) (xy 201.306511 107.690729) (xy 200.82033 108.015585) (xy 200.61 108.330366) (xy 200.39967 108.015585) (xy 199.913489 107.690729) (xy 199.34 107.576655) (xy 198.766511 107.690729) (xy 198.28033 108.015585) (xy 198.07 108.330366) (xy 197.85967 108.015585) (xy 197.373489 107.690729) (xy 196.8 107.576655) (xy 196.226511 107.690729) (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 191.66 109.075255) (xy 191.66 107.9) (xy 191.620662 107.702235) (xy 191.602148 107.60916) (xy 191.437401 107.362599) (xy 190.560552 106.48575) (xy 195.215 106.48575) (xy 195.215 106.70131) (xy 195.311673 106.934699) (xy 195.490302 107.113327) (xy 195.723691 107.21) (xy 195.96425 107.21) (xy 196.123 107.05125) (xy 196.123 106.327) (xy 195.37375 106.327) (xy 195.215 106.48575) (xy 190.560552 106.48575) (xy 190.24 106.165198) (xy 190.24 105.954565) (xy 190.355 105.97744) (xy 190.605 105.97744) (xy 190.73 105.952576) (xy 190.855 105.97744) (xy 191.105 105.97744) (xy 191.208852 105.956783) (xy 191.22869 105.965) (xy 191.25875 105.965) (xy 191.281397 105.942353) (xy 191.352765 105.928157) (xy 191.48 105.843141) (xy 191.607235 105.928157) (xy 191.678603 105.942353) (xy 191.70125 105.965) (xy 191.73131 105.965) (xy 191.751148 105.956783) (xy 191.855 105.97744) (xy 192.105 105.97744) (xy 192.352765 105.928157) (xy 192.562809 105.787809) (xy 192.703157 105.577765) (xy 192.73056 105.44) (xy 195.336974 105.44) ) ) (filled_polygon (pts (xy 220.766161 101.299852) (xy 220.684284 101.35456) (xy 220.549 101.35456) (xy 220.301235 101.403843) (xy 220.091191 101.544191) (xy 220.041 101.619307) (xy 219.990809 101.544191) (xy 219.780765 101.403843) (xy 219.533 101.35456) (xy 218.009 101.35456) (xy 217.761235 101.403843) (xy 217.551191 101.544191) (xy 217.501 101.619307) (xy 217.450809 101.544191) (xy 217.240765 101.403843) (xy 216.993 101.35456) (xy 215.8246 101.35456) (xy 215.576835 101.403843) (xy 215.366791 101.544191) (xy 215.226443 101.754235) (xy 215.17716 102.002) (xy 215.17716 104.034) (xy 215.226443 104.281765) (xy 215.366791 104.491809) (xy 215.576835 104.632157) (xy 215.8246 104.68144) (xy 216.993 104.68144) (xy 217.240765 104.632157) (xy 217.450809 104.491809) (xy 217.501 104.416693) (xy 217.551191 104.491809) (xy 217.698 104.589904) (xy 217.698 105.812) (xy 217.765367 106.150675) (xy 217.904977 106.359618) (xy 217.934843 106.509765) (xy 218.075191 106.719809) (xy 218.285235 106.860157) (xy 218.533 106.90944) (xy 219.033 106.90944) (xy 219.280765 106.860157) (xy 219.490809 106.719809) (xy 219.533 106.656666) (xy 219.575191 106.719809) (xy 219.785235 106.860157) (xy 220.033 106.90944) (xy 220.533 106.90944) (xy 220.780765 106.860157) (xy 220.990809 106.719809) (xy 221.072868 106.597) (xy 224.888 106.597) (xy 225.188407 106.537245) (xy 225.443079 106.367079) (xy 225.925158 105.885) (xy 229.774842 105.885) (xy 230.015 106.125157) (xy 230.015 108.092) (xy 230.074755 108.392407) (xy 230.244921 108.647079) (xy 230.631921 109.034079) (xy 230.886594 109.204245) (xy 230.910364 109.208973) (xy 230.952 109.271285) (xy 230.952 109.718715) (xy 230.888843 109.813235) (xy 230.83956 110.061) (xy 230.83956 110.961) (xy 230.870192 111.115) (xy 229.589484 111.115) (xy 229.59744 111.075) (xy 229.59744 110.325) (xy 229.548157 110.077235) (xy 229.407809 109.867191) (xy 229.197765 109.726843) (xy 228.95 109.67756) (xy 228.15 109.67756) (xy 227.902235 109.726843) (xy 227.810898 109.787873) (xy 227.809698 109.786673) (xy 227.576309 109.69) (xy 227.33575 109.69) (xy 227.177 109.84875) (xy 227.177 110.573) (xy 227.197 110.573) (xy 227.197 110.827) (xy 227.177 110.827) (xy 227.177 111.55125) (xy 227.33575 111.71) (xy 227.576309 111.71) (xy 227.715 111.652552) (xy 227.715 111.788975) (xy 227.501397 112.108654) (xy 227.415 112.543) (xy 227.415 112.591293) (xy 227.331409 112.466191) (xy 227.121365 112.325843) (xy 226.8736 112.27656) (xy 225.1464 112.27656) (xy 224.898635 112.325843) (xy 224.688591 112.466191) (xy 224.548243 112.676235) (xy 224.541016 112.712566) (xy 224.52967 112.695585) (xy 224.043489 112.370729) (xy 223.47 112.256655) (xy 222.896511 112.370729) (xy 222.41033 112.695585) (xy 222.2 113.010366) (xy 221.98967 112.695585) (xy 221.735 112.52542) (xy 221.735 112.20453) (xy 221.873157 111.997765) (xy 221.92244 111.75) (xy 221.92244 110.98575) (xy 226.015 110.98575) (xy 226.015 111.20131) (xy 226.111673 111.434699) (xy 226.290302 111.613327) (xy 226.523691 111.71) (xy 226.76425 111.71) (xy 226.923 111.55125) (xy 226.923 110.827) (xy 226.17375 110.827) (xy 226.015 110.98575) (xy 221.92244 110.98575) (xy 221.92244 110.95) (xy 221.873157 110.702235) (xy 221.812127 110.610898) (xy 221.813327 110.609698) (xy 221.91 110.376309) (xy 221.91 110.19869) (xy 226.015 110.19869) (xy 226.015 110.41425) (xy 226.17375 110.573) (xy 226.923 110.573) (xy 226.923 109.84875) (xy 226.76425 109.69) (xy 226.523691 109.69) (xy 226.290302 109.786673) (xy 226.111673 109.965301) (xy 226.015 110.19869) (xy 221.91 110.19869) (xy 221.91 110.13575) (xy 221.75125 109.977) (xy 221.027 109.977) (xy 221.027 109.997) (xy 220.773 109.997) (xy 220.773 109.977) (xy 220.04875 109.977) (xy 219.89 110.13575) (xy 219.89 110.376309) (xy 219.986673 110.609698) (xy 219.987873 110.610898) (xy 219.926843 110.702235) (xy 219.87756 110.95) (xy 219.87756 111.75) (xy 219.926843 111.997765) (xy 220.065 112.20453) (xy 220.065 112.565511) (xy 219.87033 112.695585) (xy 219.858984 112.712566) (xy 219.851757 112.676235) (xy 219.711409 112.466191) (xy 219.501365 112.325843) (xy 219.2536 112.27656) (xy 217.5264 112.27656) (xy 217.278635 112.325843) (xy 217.068591 112.466191) (xy 216.928243 112.676235) (xy 216.87896 112.924) (xy 216.87896 114.956) (xy 216.928243 115.203765) (xy 217.068591 115.413809) (xy 217.278635 115.554157) (xy 217.5264 115.60344) (xy 219.2536 115.60344) (xy 219.501365 115.554157) (xy 219.711409 115.413809) (xy 219.851757 115.203765) (xy 219.858984 115.167434) (xy 219.87033 115.184415) (xy 220.045 115.301126) (xy 220.045 115.722) (xy 217.531164 115.722) (xy 217.501 115.716) (xy 217.287579 115.716) (xy 214.381582 112.810002) (xy 214.358157 112.692235) (xy 214.217809 112.482191) (xy 214.007765 112.341843) (xy 213.76 112.29256) (xy 212.86 112.29256) (xy 212.797459 112.305) (xy 211.282541 112.305) (xy 211.22 112.29256) (xy 210.32 112.29256) (xy 210.257459 112.305) (xy 208.742541 112.305) (xy 208.68 112.29256) (xy 207.955188 112.29256) (xy 208.112573 112.057017) (xy 208.218 111.527) (xy 208.218 109.323691) (xy 219.89 109.323691) (xy 219.89 109.56425) (xy 220.04875 109.723) (xy 220.773 109.723) (xy 220.773 108.97375) (xy 221.027 108.97375) (xy 221.027 109.723) (xy 221.75125 109.723) (xy 221.91 109.56425) (xy 221.91 109.323691) (xy 221.813327 109.090302) (xy 221.634699 108.911673) (xy 221.40131 108.815) (xy 221.18575 108.815) (xy 221.027 108.97375) (xy 220.773 108.97375) (xy 220.61425 108.815) (xy 220.39869 108.815) (xy 220.165301 108.911673) (xy 219.986673 109.090302) (xy 219.89 109.323691) (xy 208.218 109.323691) (xy 208.218 107.9456) (xy 208.112573 107.415583) (xy 207.944096 107.16344) (xy 208.238 107.16344) (xy 208.485765 107.114157) (xy 208.695809 106.973809) (xy 208.738 106.910666) (xy 208.780191 106.973809) (xy 208.990235 107.114157) (xy 209.238 107.16344) (xy 209.738 107.16344) (xy 209.985765 107.114157) (xy 210.195809 106.973809) (xy 210.21105 106.951) (xy 210.388995 106.951) (xy 210.389 106.951001) (xy 210.671484 106.89481) (xy 210.727675 106.883633) (xy 211.01479 106.69179) (xy 212.66579 105.040789) (xy 212.857634 104.753674) (xy 212.872002 104.68144) (xy 213.7164 104.68144) (xy 213.964165 104.632157) (xy 214.174209 104.491809) (xy 214.314557 104.281765) (xy 214.36384 104.034) (xy 214.36384 102.002) (xy 214.314557 101.754235) (xy 214.174209 101.544191) (xy 213.964165 101.403843) (xy 213.7164 101.35456) (xy 213.487308 101.35456) (xy 213.545868 101.296) (xy 220.785526 101.296) ) ) (filled_polygon (pts (xy 189.627 108.673) (xy 189.647 108.673) (xy 189.647 108.927) (xy 189.627 108.927) (xy 189.627 108.947) (xy 189.373 108.947) (xy 189.373 108.927) (xy 189.353 108.927) (xy 189.353 108.673) (xy 189.373 108.673) (xy 189.373 108.653) (xy 189.627 108.653) ) ) (filled_polygon (pts (xy 237.915 101.059522) (xy 237.702235 101.101843) (xy 237.492191 101.242191) (xy 237.351843 101.452235) (xy 237.30256 101.7) (xy 237.30256 102.9) (xy 237.351843 103.147765) (xy 237.492191 103.357809) (xy 237.631486 103.450884) (xy 237.379916 103.827386) (xy 237.285907 104.3) (xy 237.287983 104.310438) (xy 236.03642 105.562) (xy 233.96005 105.562) (xy 233.944809 105.539191) (xy 233.781742 105.430233) (xy 233.846698 105.403327) (xy 234.025327 105.224699) (xy 234.122 104.99131) (xy 234.122 104.70075) (xy 233.96325 104.542) (xy 233.362 104.542) (xy 233.362 104.562) (xy 233.112 104.562) (xy 233.112 104.542) (xy 233.09 104.542) (xy 233.09 104.288) (xy 233.112 104.288) (xy 233.112 104.268) (xy 233.362 104.268) (xy 233.362 104.288) (xy 233.96325 104.288) (xy 234.122 104.12925) (xy 234.122 103.83869) (xy 234.025327 103.605301) (xy 233.846698 103.426673) (xy 233.781742 103.399767) (xy 233.944809 103.290809) (xy 233.94869 103.285) (xy 235.179724 103.285) (xy 235.256235 103.361645) (xy 235.673244 103.534803) (xy 236.124775 103.535197) (xy 236.542086 103.362767) (xy 236.861645 103.043765) (xy 237.034803 102.626756) (xy 237.035197 102.175225) (xy 236.862767 101.757914) (xy 236.543765 101.438355) (xy 236.126756 101.265197) (xy 235.675225 101.264803) (xy 235.257914 101.437233) (xy 235.180011 101.515) (xy 233.971409 101.515) (xy 233.944809 101.475191) (xy 233.782891 101.367) (xy 233.944809 101.258809) (xy 234.085157 101.048765) (xy 234.115023 100.898618) (xy 234.254633 100.689675) (xy 234.322 100.351) (xy 234.322 99.204) (xy 237.915 99.204) ) ) (filled_polygon (pts (xy 180.737 103.759) (xy 180.757 103.759) (xy 180.757 104.013) (xy 180.737 104.013) (xy 180.737 104.033) (xy 180.483 104.033) (xy 180.483 104.013) (xy 180.463 104.013) (xy 180.463 103.759) (xy 180.483 103.759) (xy 180.483 103.739) (xy 180.737 103.739) ) ) (filled_polygon (pts (xy 188.607235 97.228157) (xy 188.678603 97.242353) (xy 188.70125 97.265) (xy 188.73131 97.265) (xy 188.751148 97.256783) (xy 188.855 97.27744) (xy 189.105 97.27744) (xy 189.23 97.252576) (xy 189.355 97.27744) (xy 189.605 97.27744) (xy 189.73 97.252576) (xy 189.855 97.27744) (xy 190.105 97.27744) (xy 190.23 97.252576) (xy 190.355 97.27744) (xy 190.605 97.27744) (xy 190.73 97.252576) (xy 190.855 97.27744) (xy 191.105 97.27744) (xy 191.23 97.252576) (xy 191.355 97.27744) (xy 191.605 97.27744) (xy 191.73 97.252576) (xy 191.855 97.27744) (xy 192.105 97.27744) (xy 192.326648 97.233352) (xy 192.28256 97.455) (xy 192.28256 97.705) (xy 192.303217 97.808852) (xy 192.295 97.82869) (xy 192.295 97.85875) (xy 192.317647 97.881397) (xy 192.331843 97.952765) (xy 192.416859 98.08) (xy 192.331843 98.207235) (xy 192.317647 98.278603) (xy 192.295 98.30125) (xy 192.295 98.33131) (xy 192.303217 98.351148) (xy 192.28256 98.455) (xy 192.28256 98.705) (xy 192.307424 98.83) (xy 192.28256 98.955) (xy 192.28256 99.205) (xy 192.303217 99.308852) (xy 192.295 99.32869) (xy 192.295 99.35875) (xy 192.317647 99.381397) (xy 192.331843 99.452765) (xy 192.416859 99.58) (xy 192.331843 99.707235) (xy 192.317647 99.778603) (xy 192.295 99.80125) (xy 192.295 99.83131) (xy 192.303217 99.851148) (xy 192.28256 99.955) (xy 192.28256 100.205) (xy 192.307424 100.33) (xy 192.28256 100.455) (xy 192.28256 100.705) (xy 192.307424 100.83) (xy 192.28256 100.955) (xy 192.28256 101.205) (xy 192.307424 101.33) (xy 192.28256 101.455) (xy 192.28256 101.705) (xy 192.307424 101.83) (xy 192.28256 101.955) (xy 192.28256 102.205) (xy 192.307424 102.33) (xy 192.28256 102.455) (xy 192.28256 102.639) (xy 191.339 102.639) (xy 191.048161 102.696852) (xy 190.801599 102.861599) (xy 190.442599 103.220599) (xy 190.33122 103.38729) (xy 190.23 103.407424) (xy 190.105 103.38256) (xy 189.855 103.38256) (xy 189.73 103.407424) (xy 189.605 103.38256) (xy 189.355 103.38256) (xy 189.23 103.407424) (xy 189.111827 103.383918) (xy 189.017401 103.242599) (xy 188.255401 102.480599) (xy 188.008839 102.315852) (xy 187.718 102.258) (xy 186.64 102.258) (xy 186.349161 102.315852) (xy 186.143907 102.452998) (xy 186.128001 102.452998) (xy 186.128157 102.452765) (xy 186.142353 102.381397) (xy 186.165 102.35875) (xy 186.165 102.32869) (xy 186.156783 102.308852) (xy 186.17744 102.205) (xy 186.17744 101.955) (xy 186.152576 101.83) (xy 186.17744 101.705) (xy 186.17744 101.455) (xy 186.156783 101.351148) (xy 186.165 101.33131) (xy 186.165 101.30125) (xy 186.142353 101.278603) (xy 186.128157 101.207235) (xy 186.043141 101.08) (xy 186.128157 100.952765) (xy 186.142353 100.881397) (xy 186.165 100.85875) (xy 186.165 100.82869) (xy 186.161544 100.820346) (xy 186.610599 101.269401) (xy 186.857161 101.434148) (xy 187.148 101.492) (xy 187.318941 101.492) (xy 187.520235 101.693645) (xy 187.937244 101.866803) (xy 188.388775 101.867197) (xy 188.806086 101.694767) (xy 189.125645 101.375765) (xy 189.298803 100.958756) (xy 189.299197 100.507225) (xy 189.126767 100.089914) (xy 188.807765 99.770355) (xy 188.390756 99.597197) (xy 187.939225 99.596803) (xy 187.521914 99.769233) (xy 187.39086 99.900058) (xy 187.273 99.782198) (xy 187.273 99.283454) (xy 187.683244 99.453803) (xy 188.134775 99.454197) (xy 188.552086 99.281767) (xy 188.871645 98.962765) (xy 189.044803 98.545756) (xy 189.045197 98.094225) (xy 188.872767 97.676914) (xy 188.553765 97.357355) (xy 188.543 97.352885) (xy 188.543 97.265) (xy 188.607002 97.265) (xy 188.607002 97.228001) ) ) (filled_polygon (pts (xy 183.58256 100.455) (xy 183.58256 100.705) (xy 183.603217 100.808852) (xy 183.5986 100.82) (xy 182.634809 100.82) (xy 182.635197 100.375225) (xy 182.620642 100.34) (xy 183.605435 100.34) ) ) (filled_polygon (pts (xy 183.631843 97.207235) (xy 183.58256 97.455) (xy 183.58256 97.705) (xy 183.605435 97.82) (xy 182.81 97.82) (xy 182.81 97.63575) (xy 182.65125 97.477) (xy 181.927 97.477) (xy 181.927 97.497) (xy 181.673 97.497) (xy 181.673 97.477) (xy 180.327 97.477) (xy 180.327 97.497) (xy 180.073 97.497) (xy 180.073 97.477) (xy 178.677 97.477) (xy 178.677 97.497) (xy 178.423 97.497) (xy 178.423 97.477) (xy 178.403 97.477) (xy 178.403 97.223) (xy 178.423 97.223) (xy 178.423 97.203) (xy 178.677 97.203) (xy 178.677 97.223) (xy 180.073 97.223) (xy 180.073 97.203) (xy 180.327 97.203) (xy 180.327 97.223) (xy 181.673 97.223) (xy 181.673 97.203) (xy 181.927 97.203) (xy 181.927 97.223) (xy 182.65125 97.223) (xy 182.737385 97.136865) (xy 182.973244 97.234803) (xy 183.424775 97.235197) (xy 183.685006 97.127671) ) ) (filled_polygon (pts (xy 216.262191 88.787191) (xy 216.121843 88.997235) (xy 216.07256 89.245) (xy 216.07256 90.045) (xy 216.121843 90.292765) (xy 216.223564 90.445) (xy 216.121843 90.597235) (xy 216.07256 90.845) (xy 216.07256 91.015561) (xy 215.695423 91.392697) (xy 215.67744 91.392682) (xy 215.67744 90.945) (xy 215.628157 90.697235) (xy 215.487809 90.487191) (xy 215.42668 90.446346) (xy 215.568327 90.304698) (xy 215.665 90.071309) (xy 215.665 89.97875) (xy 215.50625 89.82) (xy 214.707 89.82) (xy 214.707 89.842) (xy 214.453 89.842) (xy 214.453 89.82) (xy 214.433 89.82) (xy 214.433 89.57) (xy 214.453 89.57) (xy 214.453 88.96875) (xy 214.707 88.96875) (xy 214.707 89.57) (xy 215.50625 89.57) (xy 215.665 89.41125) (xy 215.665 89.318691) (xy 215.568327 89.085302) (xy 215.389699 88.906673) (xy 215.15631 88.81) (xy 214.86575 88.81) (xy 214.707 88.96875) (xy 214.453 88.96875) (xy 214.29425 88.81) (xy 214.00369 88.81) (xy 213.770301 88.906673) (xy 213.591673 89.085302) (xy 213.519455 89.259653) (xy 213.118381 88.858579) (xy 212.896016 88.71) (xy 216.377715 88.71) ) ) (filled_polygon (pts (xy 221.342191 88.787191) (xy 221.201843 88.997235) (xy 221.15256 89.245) (xy 221.15256 90.045) (xy 221.201843 90.292765) (xy 221.303564 90.445) (xy 221.201843 90.597235) (xy 221.15256 90.845) (xy 221.15256 90.926661) (xy 220.75744 91.321781) (xy 220.75744 90.945) (xy 220.708157 90.697235) (xy 220.567809 90.487191) (xy 220.50668 90.446346) (xy 220.648327 90.304698) (xy 220.745 90.071309) (xy 220.745 89.97875) (xy 220.58625 89.82) (xy 219.787 89.82) (xy 219.787 89.842) (xy 219.533 89.842) (xy 219.533 89.82) (xy 219.513 89.82) (xy 219.513 89.57) (xy 219.533 89.57) (xy 219.533 88.96875) (xy 219.787 88.96875) (xy 219.787 89.57) (xy 220.58625 89.57) (xy 220.745 89.41125) (xy 220.745 89.318691) (xy 220.648327 89.085302) (xy 220.469699 88.906673) (xy 220.23631 88.81) (xy 219.94575 88.81) (xy 219.787 88.96875) (xy 219.533 88.96875) (xy 219.37425 88.81) (xy 219.08369 88.81) (xy 218.850301 88.906673) (xy 218.755691 89.001284) (xy 218.692035 88.95875) (xy 218.564541 88.873561) (xy 218.245 88.81) (xy 217.99305 88.81) (xy 217.977809 88.787191) (xy 217.862285 88.71) (xy 221.457715 88.71) ) ) ) (zone (net 2) (net_name GND) (layer B.Cu) (tstamp 562CA50A) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 143.764 80.518) (xy 249.174 80.772) (xy 249.682 130.81) (xy 143.51 130.302) ) ) (filled_polygon (pts (xy 243.29 97.59656) (xy 243.118343 97.339657) (xy 238.749543 92.970857) (xy 238.670215 92.917852) (xy 238.300217 92.670627) (xy 237.7702 92.5652) (xy 226.899 92.5652) (xy 226.368983 92.670627) (xy 226.159674 92.810483) (xy 225.893154 92.863497) (xy 225.591283 93.065201) (xy 225.524934 93.109534) (xy 222.446021 96.188447) (xy 222.446197 95.986225) (xy 222.273767 95.568914) (xy 221.954765 95.249355) (xy 221.537756 95.076197) (xy 221.086225 95.075803) (xy 220.668914 95.248233) (xy 220.465793 95.451) (xy 220.225802 95.451) (xy 219.037401 94.262599) (xy 218.809429 94.110273) (xy 219.682702 93.237) (xy 219.831096 93.237) (xy 220.121135 93.527545) (xy 220.538144 93.700703) (xy 220.989675 93.701097) (xy 221.406986 93.528667) (xy 221.726545 93.209665) (xy 221.899703 92.792656) (xy 221.900097 92.341125) (xy 221.727667 91.923814) (xy 221.408665 91.604255) (xy 220.991656 91.431097) (xy 220.540125 91.430703) (xy 220.122814 91.603133) (xy 220.008748 91.717) (xy 219.3679 91.717) (xy 219.077061 91.774852) (xy 218.830499 91.939599) (xy 217.910098 92.86) (xy 216.902919 92.86) (xy 216.946703 92.754556) (xy 216.947097 92.303025) (xy 216.774667 91.885714) (xy 216.455665 91.566155) (xy 216.038656 91.392997) (xy 215.751649 91.392747) (xy 215.409501 91.050599) (xy 215.162939 90.885852) (xy 214.8721 90.828) (xy 206.789059 90.828) (xy 206.587765 90.626355) (xy 206.170756 90.453197) (xy 205.719225 90.452803) (xy 205.301914 90.625233) (xy 204.982355 90.944235) (xy 204.809197 91.361244) (xy 204.808803 91.812775) (xy 204.981233 92.230086) (xy 205.300235 92.549645) (xy 205.717244 92.722803) (xy 205.833534 92.722904) (xy 205.997233 93.119086) (xy 206.316235 93.438645) (xy 206.733244 93.611803) (xy 207.184775 93.612197) (xy 207.602086 93.439767) (xy 207.805207 93.237) (xy 214.125498 93.237) (xy 214.928498 94.04) (xy 176.6 94.04) (xy 176.309161 94.097852) (xy 176.062599 94.262599) (xy 172.460146 97.865052) (xy 172.175225 97.864803) (xy 171.757914 98.037233) (xy 171.438355 98.356235) (xy 171.265197 98.773244) (xy 171.264803 99.224775) (xy 171.424269 99.610711) (xy 171.200355 99.834235) (xy 171.027197 100.251244) (xy 171.026803 100.702775) (xy 171.199233 101.120086) (xy 171.518235 101.439645) (xy 171.935244 101.612803) (xy 172.386775 101.613197) (xy 172.804086 101.440767) (xy 173.123645 101.121765) (xy 173.296803 100.704756) (xy 173.297053 100.417749) (xy 177.683802 96.031) (xy 181.417421 96.031) (xy 177.97421 99.47421) (xy 177.782367 99.761325) (xy 177.782367 99.761326) (xy 177.714999 100.1) (xy 177.715 100.100005) (xy 177.715 103.423495) (xy 177.714999 103.4235) (xy 177.746334 103.581026) (xy 177.782367 103.762175) (xy 177.97421 104.04929) (xy 178.470408 104.545487) (xy 178.47041 104.54549) (xy 178.757525 104.737333) (xy 178.813716 104.74851) (xy 179.0962 104.804701) (xy 179.096205 104.8047) (xy 181.296924 104.8047) (xy 181.373435 104.881345) (xy 181.790444 105.054503) (xy 182.241975 105.054897) (xy 182.659286 104.882467) (xy 182.978845 104.563465) (xy 183.152003 104.146456) (xy 183.152397 103.694925) (xy 182.979967 103.277614) (xy 182.660965 102.958055) (xy 182.243956 102.784897) (xy 181.792425 102.784503) (xy 181.375114 102.956933) (xy 181.297211 103.0347) (xy 179.485 103.0347) (xy 179.485 101.89361) (xy 179.873244 102.054824) (xy 180.324775 102.055218) (xy 180.742086 101.882788) (xy 181.002817 101.622511) (xy 181.273244 101.734803) (xy 181.724775 101.735197) (xy 182.142086 101.562767) (xy 182.461645 101.243765) (xy 182.634803 100.826756) (xy 182.635053 100.539749) (xy 183.595803 99.578999) (xy 187.410001 99.578999) (xy 187.70084 99.521147) (xy 187.801473 99.453906) (xy 188.134775 99.454197) (xy 188.552086 99.281767) (xy 188.871645 98.962765) (xy 189.044803 98.545756) (xy 189.045197 98.094225) (xy 188.872767 97.676914) (xy 188.553765 97.357355) (xy 188.259103 97.235) (xy 196.633088 97.235) (xy 199.892762 100.494674) (xy 199.969953 100.681491) (xy 200.134399 100.846224) (xy 199.97141 101.008929) (xy 199.746656 101.550197) (xy 199.746145 102.136272) (xy 199.969953 102.677931) (xy 200.136939 102.845209) (xy 199.97141 103.010449) (xy 199.746656 103.551717) (xy 199.746486 103.746684) (xy 198.576 102.576198) (xy 198.576 100.659894) (xy 198.518148 100.369055) (xy 198.353401 100.122493) (xy 196.393507 98.162599) (xy 196.146945 97.997852) (xy 196.028238 97.97424) (xy 195.792765 97.738355) (xy 195.375756 97.565197) (xy 194.924225 97.564803) (xy 194.506914 97.737233) (xy 194.187355 98.056235) (xy 194.014197 98.473244) (xy 194.013803 98.924775) (xy 194.186233 99.342086) (xy 194.272069 99.428071) (xy 194.141197 99.743244) (xy 194.140803 100.194775) (xy 194.31051 100.605495) (xy 194.141197 101.013244) (xy 194.140803 101.464775) (xy 194.313233 101.882086) (xy 194.516 102.085207) (xy 194.516 103.78) (xy 194.573852 104.070839) (xy 194.738599 104.317401) (xy 198.294599 107.873401) (xy 198.393861 107.939726) (xy 198.28033 108.015585) (xy 198.07 108.330366) (xy 197.85967 108.015585) (xy 197.373489 107.690729) (xy 196.8 107.576655) (xy 196.226511 107.690729) (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.342655 108.867853) (xy 188.924 102.449198) (xy 188.924 101.577059) (xy 189.125645 101.375765) (xy 189.298803 100.958756) (xy 189.299197 100.507225) (xy 189.126767 100.089914) (xy 188.807765 99.770355) (xy 188.390756 99.597197) (xy 187.939225 99.596803) (xy 187.521914 99.769233) (xy 187.202355 100.088235) (xy 187.029197 100.505244) (xy 187.028803 100.956775) (xy 187.201233 101.374086) (xy 187.404 101.577207) (xy 187.404 102.764) (xy 187.461852 103.054839) (xy 187.626599 103.301401) (xy 196.008599 111.683401) (xy 196.255161 111.848148) (xy 196.546 111.906) (xy 201.245 111.906) (xy 201.535839 111.848148) (xy 201.782401 111.683401) (xy 202.417401 111.048401) (xy 202.582148 110.801839) (xy 202.595576 110.734331) (xy 202.93967 110.504415) (xy 202.9545 110.48222) (xy 203.018073 110.635698) (xy 203.196701 110.814327) (xy 203.43009 110.911) (xy 204.13425 110.911) (xy 204.293 110.75225) (xy 204.293 109.387) (xy 204.547 109.387) (xy 204.547 110.75225) (xy 204.70575 110.911) (xy 205.40991 110.911) (xy 205.643299 110.814327) (xy 205.821927 110.635698) (xy 205.9186 110.402309) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 109.113) (xy 204.547 109.113) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.639402) (xy 206.240001 108.960803) (xy 206.240001 113.454941) (xy 206.038356 113.656235) (xy 205.865198 114.073244) (xy 205.864804 114.524775) (xy 206.037234 114.942086) (xy 206.356236 115.261645) (xy 206.773245 115.434803) (xy 207.224776 115.435197) (xy 207.642087 115.262767) (xy 207.961646 114.943765) (xy 208.134804 114.526756) (xy 208.135198 114.075225) (xy 208.089275 113.964083) (xy 208.365046 114.239854) (xy 208.364797 114.524775) (xy 208.537227 114.942086) (xy 208.856229 115.261645) (xy 209.273238 115.434803) (xy 209.724769 115.435197) (xy 210.14208 115.262767) (xy 210.461639 114.943765) (xy 210.634797 114.526756) (xy 210.635191 114.075225) (xy 210.462761 113.657914) (xy 210.143759 113.338355) (xy 209.72675 113.165197) (xy 209.439743 113.164947) (xy 208.355 112.080204) (xy 208.355 108.662802) (xy 211.340002 111.647804) (xy 211.340002 113.454941) (xy 211.138357 113.656235) (xy 210.965199 114.073244) (xy 210.964805 114.524775) (xy 211.137235 114.942086) (xy 211.456237 115.261645) (xy 211.873246 115.434803) (xy 212.324777 115.435197) (xy 212.742088 115.262767) (xy 213.061647 114.943765) (xy 213.234805 114.526756) (xy 213.235199 114.075225) (xy 213.062769 113.657914) (xy 212.860002 113.454793) (xy 212.860002 111.333002) (xy 212.80215 111.042163) (xy 212.637403 110.795601) (xy 206.989401 105.147599) (xy 206.742839 104.982852) (xy 206.452 104.925) (xy 202.223996 104.925) (xy 202.46779 104.681631) (xy 202.692544 104.140363) (xy 202.693055 103.554288) (xy 202.469247 103.012629) (xy 202.302261 102.845351) (xy 202.46779 102.680111) (xy 202.692544 102.138843) (xy 202.693055 101.552768) (xy 202.469247 101.011109) (xy 202.304801 100.846376) (xy 202.46779 100.683671) (xy 202.692544 100.142403) (xy 202.693055 99.556328) (xy 202.469247 99.014669) (xy 202.320858 98.86602) (xy 202.369763 98.817115) (xy 202.255015 98.702367) (xy 202.50509 98.623543) (xy 202.704577 98.072463) (xy 202.677989 97.486991) (xy 202.50509 97.069577) (xy 202.255013 96.990752) (xy 201.399205 97.84656) (xy 201.413348 97.860703) (xy 201.233743 98.040308) (xy 201.2196 98.026165) (xy 201.205458 98.040308) (xy 201.025853 97.860703) (xy 201.039995 97.84656) (xy 200.184187 96.990752) (xy 199.93411 97.069577) (xy 199.866022 97.25767) (xy 199.419499 96.811147) (xy 200.363792 96.811147) (xy 201.2196 97.666955) (xy 202.075408 96.811147) (xy 201.996583 96.56107) (xy 201.445503 96.361583) (xy 200.860031 96.388171) (xy 200.442617 96.56107) (xy 200.363792 96.811147) (xy 199.419499 96.811147) (xy 198.639352 96.031) (xy 206.078422 96.031) (xy 206.002997 96.212644) (xy 206.002603 96.664175) (xy 206.175033 97.081486) (xy 206.494035 97.401045) (xy 206.49451 97.401242) (xy 207.833833 98.740566) (xy 208.163865 98.961086) (xy 208.202054 98.986603) (xy 208.6364 99.073) (xy 212.1416 99.073) (xy 212.575946 98.986603) (xy 212.944166 98.740566) (xy 213.818232 97.8665) (xy 216.573668 97.8665) (xy 217.714434 99.007266) (xy 218.082654 99.253303) (xy 218.517 99.3397) (xy 222.0349 99.3397) (xy 222.469246 99.253303) (xy 222.837466 99.007266) (xy 226.574149 95.270583) (xy 226.899 95.3352) (xy 234.259667 95.3352) (xy 233.797434 95.797434) (xy 233.551397 96.165654) (xy 233.465 96.6) (xy 233.465 117.45) (xy 233.551397 117.884346) (xy 233.728902 118.15) (xy 233.797434 118.252566) (xy 234.497433 118.952566) (xy 234.656235 119.111645) (xy 235.073244 119.284803) (xy 235.524775 119.285197) (xy 235.942086 119.112767) (xy 236.261645 118.793765) (xy 236.434803 118.376756) (xy 236.435197 117.925225) (xy 236.262767 117.507914) (xy 235.943765 117.188355) (xy 235.943291 117.188158) (xy 235.735 116.979868) (xy 235.735 111.634857) (xy 236.124775 111.635197) (xy 236.542086 111.462767) (xy 236.861645 111.143765) (xy 237.034803 110.726756) (xy 237.035197 110.275225) (xy 236.862767 109.857914) (xy 236.785 109.780011) (xy 236.785 108.617609) (xy 237.356538 108.617609) (xy 237.371714 108.709376) (xy 237.618067 109.129125) (xy 238.006299 109.422647) (xy 238.477304 109.545256) (xy 238.673 109.382547) (xy 238.673 108.427) (xy 238.927 108.427) (xy 238.927 109.382547) (xy 239.122696 109.545256) (xy 239.593701 109.422647) (xy 239.981933 109.129125) (xy 240.228286 108.709376) (xy 240.243462 108.617609) (xy 240.118731 108.427) (xy 238.927 108.427) (xy 238.673 108.427) (xy 237.481269 108.427) (xy 237.356538 108.617609) (xy 236.785 108.617609) (xy 236.785 107.185) (xy 237.665175 107.185) (xy 237.840891 107.30241) (xy 237.618067 107.470875) (xy 237.371714 107.890624) (xy 237.356538 107.982391) (xy 237.481269 108.173) (xy 238.673 108.173) (xy 238.673 108.153) (xy 238.927 108.153) (xy 238.927 108.173) (xy 240.118731 108.173) (xy 240.243462 107.982391) (xy 240.228286 107.890624) (xy 239.981933 107.470875) (xy 239.759109 107.30241) (xy 239.95237 107.173277) (xy 240.220084 106.772614) (xy 240.314093 106.3) (xy 240.220084 105.827386) (xy 239.95237 105.426723) (xy 239.762715 105.3) (xy 239.95237 105.173277) (xy 240.220084 104.772614) (xy 240.314093 104.3) (xy 240.220084 103.827386) (xy 239.968514 103.450884) (xy 240.107809 103.357809) (xy 240.248157 103.147765) (xy 240.29744 102.9) (xy 240.29744 101.7) (xy 240.248157 101.452235) (xy 240.107809 101.242191) (xy 239.897765 101.101843) (xy 239.65 101.05256) (xy 237.95 101.05256) (xy 237.702235 101.101843) (xy 237.492191 101.242191) (xy 237.351843 101.452235) (xy 237.30256 101.7) (xy 237.30256 102.9) (xy 237.351843 103.147765) (xy 237.492191 103.357809) (xy 237.631486 103.450884) (xy 237.379916 103.827386) (xy 237.285907 104.3) (xy 237.379916 104.772614) (xy 237.64763 105.173277) (xy 237.837285 105.3) (xy 237.665175 105.415) (xy 236.785 105.415) (xy 236.785 103.120276) (xy 236.861645 103.043765) (xy 237.034803 102.626756) (xy 237.035197 102.175225) (xy 236.862767 101.757914) (xy 236.543765 101.438355) (xy 236.126756 101.265197) (xy 235.735 101.264855) (xy 235.735 97.070132) (xy 236.102566 96.702567) (xy 236.102567 96.702566) (xy 236.261645 96.543765) (xy 236.434803 96.126756) (xy 236.435197 95.675225) (xy 236.294701 95.3352) (xy 237.196514 95.3352) (xy 240.754 98.892686) (xy 240.754 115.906314) (xy 239.390004 117.27031) (xy 238.941983 117.359427) (xy 238.492657 117.659657) (xy 233.564314 122.588) (xy 206.517686 122.588) (xy 206.036809 122.107123) (xy 207.244892 120.89904) (xy 208.889738 120.89904) (xy 209.119138 121.454229) (xy 209.543537 121.87937) (xy 210.098325 122.109738) (xy 210.69904 122.110262) (xy 211.254229 121.880862) (xy 211.650318 121.485464) (xy 212.043537 121.87937) (xy 212.598325 122.109738) (xy 213.19904 122.110262) (xy 213.754229 121.880862) (xy 214.150318 121.485464) (xy 214.543537 121.87937) (xy 215.098325 122.109738) (xy 215.69904 122.110262) (xy 216.254229 121.880862) (xy 216.650318 121.485464) (xy 217.043537 121.87937) (xy 217.598325 122.109738) (xy 218.19904 122.110262) (xy 218.754229 121.880862) (xy 218.932203 121.703198) (xy 218.986673 121.834699) (xy 219.165302 122.013327) (xy 219.398691 122.11) (xy 220.11425 122.11) (xy 220.273 121.95125) (xy 220.273 120.727) (xy 220.527 120.727) (xy 220.527 121.95125) (xy 220.68575 122.11) (xy 221.401309 122.11) (xy 221.634698 122.013327) (xy 221.813327 121.834699) (xy 221.91 121.60131) (xy 221.91 120.88575) (xy 221.75125 120.727) (xy 220.527 120.727) (xy 220.273 120.727) (xy 220.253 120.727) (xy 220.253 120.473) (xy 220.273 120.473) (xy 220.273 119.24875) (xy 220.527 119.24875) (xy 220.527 120.473) (xy 221.75125 120.473) (xy 221.91 120.31425) (xy 221.91 119.59869) (xy 221.813327 119.365301) (xy 221.634698 119.186673) (xy 221.401309 119.09) (xy 220.68575 119.09) (xy 220.527 119.24875) (xy 220.273 119.24875) (xy 220.11425 119.09) (xy 219.398691 119.09) (xy 219.165302 119.186673) (xy 218.986673 119.365301) (xy 218.93224 119.496714) (xy 218.756463 119.32063) (xy 218.201675 119.090262) (xy 217.60096 119.089738) (xy 217.045771 119.319138) (xy 216.649682 119.714536) (xy 216.256463 119.32063) (xy 215.701675 119.090262) (xy 215.10096 119.089738) (xy 214.545771 119.319138) (xy 214.149682 119.714536) (xy 213.756463 119.32063) (xy 213.201675 119.090262) (xy 212.60096 119.089738) (xy 212.045771 119.319138) (xy 211.649682 119.714536) (xy 211.256463 119.32063) (xy 210.701675 119.090262) (xy 210.10096 119.089738) (xy 209.545771 119.319138) (xy 209.12063 119.743537) (xy 208.890262 120.298325) (xy 208.889738 120.89904) (xy 207.244892 120.89904) (xy 209.106532 119.0374) (xy 223.9526 119.0374) (xy 224.386946 118.951003) (xy 224.755166 118.704966) (xy 226.812566 116.647566) (xy 226.977051 116.401397) (xy 227.058603 116.279346) (xy 227.145 115.845) (xy 227.145 115.538364) (xy 227.331409 115.413809) (xy 227.471757 115.203765) (xy 227.478984 115.167434) (xy 227.49033 115.184415) (xy 227.976511 115.509271) (xy 228.55 115.623345) (xy 229.123489 115.509271) (xy 229.60967 115.184415) (xy 229.82 114.869634) (xy 230.03033 115.184415) (xy 230.516511 115.509271) (xy 231.09 115.623345) (xy 231.663489 115.509271) (xy 232.14967 115.184415) (xy 232.474526 114.698234) (xy 232.5886 114.124745) (xy 232.5886 113.755255) (xy 232.474526 113.181766) (xy 232.14967 112.695585) (xy 231.663489 112.370729) (xy 231.09 112.256655) (xy 230.516511 112.370729) (xy 230.03033 112.695585) (xy 229.82 113.010366) (xy 229.60967 112.695585) (xy 229.123489 112.370729) (xy 228.55 112.256655) (xy 227.976511 112.370729) (xy 227.49033 112.695585) (xy 227.478984 112.712566) (xy 227.471757 112.676235) (xy 227.331409 112.466191) (xy 227.121365 112.325843) (xy 226.8736 112.27656) (xy 225.1464 112.27656) (xy 224.898635 112.325843) (xy 224.688591 112.466191) (xy 224.548243 112.676235) (xy 224.541016 112.712566) (xy 224.52967 112.695585) (xy 224.043489 112.370729) (xy 223.47 112.256655) (xy 222.896511 112.370729) (xy 222.41033 112.695585) (xy 222.2 113.010366) (xy 221.98967 112.695585) (xy 221.503489 112.370729) (xy 220.93 112.256655) (xy 220.356511 112.370729) (xy 219.87033 112.695585) (xy 219.858984 112.712566) (xy 219.851757 112.676235) (xy 219.711409 112.466191) (xy 219.501365 112.325843) (xy 219.2536 112.27656) (xy 217.5264 112.27656) (xy 217.278635 112.325843) (xy 217.068591 112.466191) (xy 216.928243 112.676235) (xy 216.87896 112.924) (xy 216.87896 114.956) (xy 216.928243 115.203765) (xy 217.068591 115.413809) (xy 217.255 115.538364) (xy 217.255 116.543268) (xy 217.030868 116.7674) (xy 208.6364 116.7674) (xy 208.202054 116.853797) (xy 207.961092 117.014803) (xy 207.833834 117.099834) (xy 203.916609 121.017059) (xy 203.661383 121.067827) (xy 203.212057 121.368057) (xy 202.911827 121.817383) (xy 202.8064 122.3474) (xy 202.911827 122.877417) (xy 203.212057 123.326743) (xy 203.594793 123.582479) (xy 204.964657 124.952343) (xy 205.413984 125.252574) (xy 205.602139 125.29) (xy 183.038846 125.29) (xy 183.0586 125.242309) (xy 183.0586 124.38575) (xy 182.89985 124.227) (xy 181.687 124.227) (xy 181.687 124.247) (xy 181.433 124.247) (xy 181.433 124.227) (xy 181.413 124.227) (xy 181.413 123.973) (xy 181.433 123.973) (xy 181.433 122.60775) (xy 181.687 122.60775) (xy 181.687 123.973) (xy 182.89985 123.973) (xy 183.0586 123.81425) (xy 183.0586 122.957691) (xy 182.961927 122.724302) (xy 182.783299 122.545673) (xy 182.54991 122.449) (xy 181.84575 122.449) (xy 181.687 122.60775) (xy 181.433 122.60775) (xy 181.27425 122.449) (xy 180.57009 122.449) (xy 180.336701 122.545673) (xy 180.158073 122.724302) (xy 180.0945 122.87778) (xy 180.07967 122.855585) (xy 179.593489 122.530729) (xy 179.078543 122.4283) (xy 180.4067 122.4283) (xy 180.841046 122.341903) (xy 181.209266 122.095866) (xy 181.502152 121.80298) (xy 181.661645 121.643765) (xy 181.834803 121.226756) (xy 181.835197 120.775225) (xy 181.662767 120.357914) (xy 181.343765 120.038355) (xy 180.926756 119.865197) (xy 180.475225 119.864803) (xy 180.057914 120.037233) (xy 179.936636 120.1583) (xy 170.346132 120.1583) (xy 168.212607 118.024775) (xy 188.564803 118.024775) (xy 188.565 118.025252) (xy 188.565 120.99901) (xy 188.564803 121.224775) (xy 188.737233 121.642086) (xy 189.056235 121.961645) (xy 189.473244 122.134803) (xy 189.924775 122.135197) (xy 190.342086 121.962767) (xy 190.661645 121.643765) (xy 190.834803 121.226756) (xy 190.835197 120.775225) (xy 190.835 120.774748) (xy 190.835 117.800991) (xy 190.835197 117.575225) (xy 190.662767 117.157914) (xy 190.529861 117.024775) (xy 197.264803 117.024775) (xy 197.265 117.025252) (xy 197.265 120.89901) (xy 197.264803 121.124775) (xy 197.437233 121.542086) (xy 197.756235 121.861645) (xy 198.173244 122.034803) (xy 198.624775 122.035197) (xy 199.042086 121.862767) (xy 199.361645 121.543765) (xy 199.534803 121.126756) (xy 199.535197 120.675225) (xy 199.535 120.674748) (xy 199.535 116.800991) (xy 199.535197 116.575225) (xy 199.362767 116.157914) (xy 199.043765 115.838355) (xy 198.626756 115.665197) (xy 198.175225 115.664803) (xy 197.757914 115.837233) (xy 197.438355 116.156235) (xy 197.265197 116.573244) (xy 197.264803 117.024775) (xy 190.529861 117.024775) (xy 190.343765 116.838355) (xy 189.926756 116.665197) (xy 189.475225 116.664803) (xy 189.057914 116.837233) (xy 188.738355 117.156235) (xy 188.565197 117.573244) (xy 188.564803 118.024775) (xy 168.212607 118.024775) (xy 162.134873 111.947041) (xy 162.135197 111.575225) (xy 161.962767 111.157914) (xy 161.643765 110.838355) (xy 161.226756 110.665197) (xy 160.852703 110.664871) (xy 158.137832 107.95) (xy 174.25256 107.95) (xy 174.25256 109.65) (xy 174.301843 109.897765) (xy 174.442191 110.107809) (xy 174.652235 110.248157) (xy 174.9 110.29744) (xy 176.1 110.29744) (xy 176.347765 110.248157) (xy 176.557809 110.107809) (xy 176.650884 109.968514) (xy 177.027386 110.220084) (xy 177.5 110.314093) (xy 177.972614 110.220084) (xy 178.373277 109.95237) (xy 178.5 109.762715) (xy 178.626723 109.95237) (xy 179.027386 110.220084) (xy 179.5 110.314093) (xy 179.972614 110.220084) (xy 180.373277 109.95237) (xy 180.5 109.762715) (xy 180.626723 109.95237) (xy 181.027386 110.220084) (xy 181.5 110.314093) (xy 181.972614 110.220084) (xy 182.373277 109.95237) (xy 182.5 109.762715) (xy 182.626723 109.95237) (xy 183.027386 110.220084) (xy 183.5 110.314093) (xy 183.972614 110.220084) (xy 184.373277 109.95237) (xy 184.5 109.762715) (xy 184.626723 109.95237) (xy 185.027386 110.220084) (xy 185.213428 110.25709) (xy 185.165197 110.373244) (xy 185.164803 110.824775) (xy 185.337233 111.242086) (xy 185.656235 111.561645) (xy 186.073244 111.734803) (xy 186.524775 111.735197) (xy 186.942086 111.562767) (xy 187.145207 111.36) (xy 187.954941 111.36) (xy 188.156235 111.561645) (xy 188.573244 111.734803) (xy 189.024775 111.735197) (xy 189.442086 111.562767) (xy 189.761645 111.243765) (xy 189.934803 110.826756) (xy 189.935197 110.375225) (xy 189.876715 110.233687) (xy 189.909376 110.228286) (xy 190.329125 109.981933) (xy 190.622647 109.593701) (xy 190.745256 109.122696) (xy 190.582547 108.927) (xy 189.627 108.927) (xy 189.627 108.947) (xy 189.373 108.947) (xy 189.373 108.927) (xy 189.353 108.927) (xy 189.353 108.673) (xy 189.373 108.673) (xy 189.373 107.481269) (xy 189.627 107.481269) (xy 189.627 108.673) (xy 190.582547 108.673) (xy 190.745256 108.477304) (xy 190.622647 108.006299) (xy 190.329125 107.618067) (xy 189.909376 107.371714) (xy 189.817609 107.356538) (xy 189.627 107.481269) (xy 189.373 107.481269) (xy 189.371263 107.480132) (xy 189.379645 107.471765) (xy 189.552803 107.054756) (xy 189.553197 106.603225) (xy 189.380767 106.185914) (xy 189.061765 105.866355) (xy 188.644756 105.693197) (xy 188.193225 105.692803) (xy 187.775914 105.865233) (xy 187.572793 106.068) (xy 180.272 106.068) (xy 179.981161 106.125852) (xy 179.734599 106.290599) (xy 178.962599 107.062599) (xy 178.797852 107.309161) (xy 178.746437 107.56764) (xy 178.626723 107.64763) (xy 178.5 107.837285) (xy 178.373277 107.64763) (xy 177.972614 107.379916) (xy 177.5 107.285907) (xy 177.027386 107.379916) (xy 176.650884 107.631486) (xy 176.557809 107.492191) (xy 176.347765 107.351843) (xy 176.1 107.30256) (xy 174.9 107.30256) (xy 174.652235 107.351843) (xy 174.442191 107.492191) (xy 174.301843 107.702235) (xy 174.25256 107.95) (xy 158.137832 107.95) (xy 152.2912 102.103368) (xy 152.2912 98.903432) (xy 154.166333 97.0283) (xy 166.712709 97.0283) (xy 166.938475 97.028497) (xy 167.355786 96.856067) (xy 167.675345 96.537065) (xy 167.848503 96.120056) (xy 167.848897 95.668525) (xy 167.676467 95.251214) (xy 167.357465 94.931655) (xy 166.940456 94.758497) (xy 166.488925 94.758103) (xy 166.488448 94.7583) (xy 157.434822 94.7583) (xy 157.435 93.101112) (xy 157.435197 92.875225) (xy 157.262767 92.457914) (xy 156.943765 92.138355) (xy 156.526756 91.965197) (xy 156.075225 91.964803) (xy 155.657914 92.137233) (xy 155.338355 92.456235) (xy 155.165197 92.873244) (xy 155.164803 93.324775) (xy 155.164976 93.325193) (xy 155.164822 94.7583) (xy 153.6962 94.7583) (xy 153.261854 94.844697) (xy 152.893633 95.090734) (xy 151.766101 96.218267) (xy 151.370256 96.053897) (xy 150.918725 96.053503) (xy 150.501414 96.225933) (xy 150.181855 96.544935) (xy 150.008697 96.961944) (xy 150.008303 97.413475) (xy 150.0212 97.444688) (xy 150.0212 102.5735) (xy 150.107597 103.007846) (xy 150.314477 103.317464) (xy 150.353634 103.376066) (xy 169.073434 122.095866) (xy 169.441654 122.341903) (xy 169.876 122.4283) (xy 173.881457 122.4283) (xy 173.366511 122.530729) (xy 172.88033 122.855585) (xy 172.555474 123.341766) (xy 172.4414 123.915255) (xy 172.4414 124.284745) (xy 172.555474 124.858234) (xy 172.843971 125.29) (xy 170.33643 125.29) (xy 170.37104 125.116) (xy 170.37104 123.084) (xy 170.321757 122.836235) (xy 170.181409 122.626191) (xy 169.971365 122.485843) (xy 169.7236 122.43656) (xy 167.9964 122.43656) (xy 167.748635 122.485843) (xy 167.538591 122.626191) (xy 167.398243 122.836235) (xy 167.391016 122.872566) (xy 167.37967 122.855585) (xy 166.893489 122.530729) (xy 166.32 122.416655) (xy 165.746511 122.530729) (xy 165.26033 122.855585) (xy 165.05 123.170366) (xy 164.83967 122.855585) (xy 164.353489 122.530729) (xy 163.78 122.416655) (xy 163.206511 122.530729) (xy 162.72033 122.855585) (xy 162.51 123.170366) (xy 162.29967 122.855585) (xy 161.813489 122.530729) (xy 161.24 122.416655) (xy 160.666511 122.530729) (xy 160.18033 122.855585) (xy 159.97 123.170366) (xy 159.75967 122.855585) (xy 159.273489 122.530729) (xy 158.7 122.416655) (xy 158.126511 122.530729) (xy 157.64033 122.855585) (xy 157.43 123.170366) (xy 157.21967 122.855585) (xy 156.733489 122.530729) (xy 156.16 122.416655) (xy 155.586511 122.530729) (xy 155.10033 122.855585) (xy 154.775474 123.341766) (xy 154.6614 123.915255) (xy 154.6614 124.284745) (xy 154.775474 124.858234) (xy 155.063971 125.29) (xy 146.71 125.29) (xy 146.71 88.71) (xy 243.29 88.71) ) ) ) ) ================================================ FILE: hardware/bldc_control_v2/bldc_control_ver2.net ================================================ (export (version D) (design (source /home/philipp/Dokumente/dev/bldc-drive/hardware/bldc_control_v2/bldc_control_ver2.sch) (date "Mo 20 Feb 2017 18:38:27 CET") (tool "Eeschema (2017-01-20 revision 2de913797)-master") (sheet (number 1) (name /) (tstamps /) (title_block (title "BLDC_Control v2") (company) (rev 0.2) (date) (source bldc_control_ver2.sch) (comment (number 1) (value "use with bldc_drive_v2")) (comment (number 2) (value "")) (comment (number 3) (value "")) (comment (number 4) (value ""))))) (components (comp (ref U2) (value STM32F103C8) (footprint Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm) (libsource (lib bldc_control_ver2-cache) (part STM32F103C8)) (sheetpath (names /) (tstamps /)) (tstamp 562A9BF0)) (comp (ref P4) (value CONN_01X08) (footprint Connectors_JST:JST_PH_B8B-PH-K_08x2.00mm_Straight) (libsource (lib conn) (part CONN_01X08)) (sheetpath (names /) (tstamps /)) (tstamp 562A9C7D)) (comp (ref U1) (value NCP1117ST33T3G) (footprint TO_SOT_Packages_SMD:SOT-223-3Lead_TabPin2) (libsource (lib bldc_control_ver2-rescue) (part NCP1117ST33T3G-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562A9DDA)) (comp (ref R16) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AA08B)) (comp (ref X1) (value 8MHz) (footprint Crystals:Crystal_HC49-SD_SMD) (libsource (lib bldc_control_ver2-cache) (part CRYSTAL)) (sheetpath (names /) (tstamps /)) (tstamp 562AA11F)) (comp (ref C4) (value 18p) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AA19F)) (comp (ref C5) (value 18p) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AA1DA)) (comp (ref P5) (value CONN_01X04) (footprint Pin_Headers:Pin_Header_Straight_1x04) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562AB1AB)) (comp (ref C1) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AB863)) (comp (ref C2) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AB8FF)) (comp (ref C3) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AB935)) (comp (ref C8) (value 10µ) (footprint Capacitors_SMD:C_0805) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AB9BC)) (comp (ref C9) (value 10µ) (footprint Capacitors_SMD:C_0805) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AB9F9)) (comp (ref D1) (value LED) (footprint LEDs:LED_0603) (libsource (lib bldc_control_ver2-rescue) (part LED-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562ACE41)) (comp (ref D2) (value LED) (footprint LEDs:LED_0603) (libsource (lib bldc_control_ver2-rescue) (part LED-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562ACF1B)) (comp (ref D3) (value LED) (footprint LEDs:LED_0603) (libsource (lib bldc_control_ver2-rescue) (part LED-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562ACF67)) (comp (ref R19) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562ACFE4)) (comp (ref R18) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AD077)) (comp (ref R17) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AD0DF)) (comp (ref P6) (value CONN_01X05) (footprint Connectors_JST:JST_XH_B05B-XH-A_05x2.50mm_Straight) (libsource (lib conn) (part CONN_01X05)) (sheetpath (names /) (tstamps /)) (tstamp 562ADE31)) (comp (ref R6) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AE5D5)) (comp (ref R7) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AE709)) (comp (ref R13) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AE768)) (comp (ref P9) (value CONN_01X04) (footprint jst-ph:jst-ph-JST-PH4) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562B0392)) (comp (ref P7) (value CONN_01X04) (footprint Pin_Headers:Pin_Header_Straight_1x04) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562B1330)) (comp (ref P2) (value CONN_01X03) (footprint Pin_Headers:Pin_Header_Straight_1x03) (libsource (lib conn) (part CONN_01X03)) (sheetpath (names /) (tstamps /)) (tstamp 562B2EC3)) (comp (ref C7) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562B3C99)) (comp (ref IC1) (value 6N136) (footprint Power_Integrations:SMD-8) (libsource (lib bldc_control_ver2-rescue) (part 6N136-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562B5114)) (comp (ref R1) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562B644A)) (comp (ref IC2) (value 6N136) (footprint Power_Integrations:SMD-8) (libsource (lib bldc_control_ver2-rescue) (part 6N136-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3931)) (comp (ref R2) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C394E)) (comp (ref IC3) (value 6N136) (footprint Power_Integrations:SMD-8) (libsource (lib bldc_control_ver2-rescue) (part 6N136-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3A78)) (comp (ref R3) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3A95)) (comp (ref IC4) (value 6N136) (footprint Power_Integrations:SMD-8) (libsource (lib bldc_control_ver2-rescue) (part 6N136-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3AA2)) (comp (ref R4) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3ABF)) (comp (ref IC5) (value 6N136) (footprint Power_Integrations:SMD-8) (libsource (lib bldc_control_ver2-rescue) (part 6N136-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3FD4)) (comp (ref R5) (value 220) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562C3FEF)) (comp (ref P1) (value CONN_01X04) (footprint Connectors_JST:JST_PH_B4B-PH-K_04x2.00mm_Straight) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562C8FFA)) (comp (ref P3) (value CONN_01X06) (footprint Pin_Headers:Pin_Header_Straight_1x06) (libsource (lib conn) (part CONN_01X06)) (sheetpath (names /) (tstamps /)) (tstamp 562CAF01)) (comp (ref C11) (value CP2) (footprint Capacitors_Tantalum_SMD:TantalC_SizeC_EIA-6032_Reflow) (libsource (lib bldc_control_ver2-cache) (part CP2)) (sheetpath (names /) (tstamps /)) (tstamp 562CB9E7)) (comp (ref C12) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562CC429)) (comp (ref C13) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562CC4EF)) (comp (ref C10) (value 10µ) (footprint Capacitors_SMD:C_0805) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562CC87A)) (comp (ref R14) (value 0) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D0B9)) (comp (ref R15) (value NM) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D1BF)) (comp (ref R20) (value 0) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D27C)) (comp (ref R21) (value NM) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D336)) (comp (ref R22) (value 0) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D3F1)) (comp (ref R23) (value NM) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D4BF)) (comp (ref R24) (value 0) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D580)) (comp (ref R25) (value NM) (footprint Resistors_SMD:R_0603) (libsource (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5725D644)) (comp (ref DD1) (value SN74LVC8T245) (footprint Housings_SSOP:SSOP-24_5.3x8.2mm_Pitch0.65mm) (libsource (lib bldc_control_ver2-cache) (part SN74LVC8T245)) (sheetpath (names /) (tstamps /)) (tstamp 572666EB)) (comp (ref C16) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5726BD38)) (comp (ref C17) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 5726C050)) (comp (ref C14) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562CC5BC)) (comp (ref P8) (value CONN_01X03) (footprint Pin_Headers:Pin_Header_Straight_1x03) (libsource (lib conn) (part CONN_01X03)) (sheetpath (names /) (tstamps /)) (tstamp 57264900)) (comp (ref C6) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2)) (sheetpath (names /) (tstamps /)) (tstamp 562AB984)) (comp (ref C15) (value 100n) (footprint Capacitors_SMD:C_0603) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 58ACBA93)) (comp (ref R8) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 58AD1569)) (comp (ref R9) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 58AD164B)) (comp (ref R10) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 58AD1742)) (comp (ref R11) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 58AD5500)) (comp (ref R12) (value 10k) (footprint Resistors_SMD:R_0603) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 58AD5ADC))) (libparts (libpart (lib bldc_control_ver2-rescue) (part 6N136-RESCUE-bldc_control_ver2) (fields (field (name Reference) IC) (field (name Value) 6N136-RESCUE-bldc_control_ver2) (field (name Footprint) DIP8)) (pins (pin (num 2) (name ~) (type passive)) (pin (num 3) (name ~) (type passive)) (pin (num 5) (name ~) (type passive)) (pin (num 6) (name ~) (type passive)) (pin (num 7) (name ~) (type passive)) (pin (num 8) (name ~) (type passive)))) (libpart (lib device) (part C) (description "Unpolarized capacitor") (footprints (fp C?) (fp C_????_*) (fp C_????) (fp SMD*_c) (fp Capacitor*)) (fields (field (name Reference) C) (field (name Value) C)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib bldc_control_ver2-rescue) (part C-RESCUE-bldc_control_ver2) (footprints (fp SM*) (fp C?) (fp C1-1)) (fields (field (name Reference) C) (field (name Value) C-RESCUE-bldc_control_ver2)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib conn) (part CONN_01X03) (description "Connector, single row, 01x03") (footprints (fp Pin_Header_Straight_1X03) (fp Pin_Header_Angled_1X03) (fp Socket_Strip_Straight_1X03) (fp Socket_Strip_Angled_1X03)) (fields (field (name Reference) P) (field (name Value) CONN_01X03)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)))) (libpart (lib conn) (part CONN_01X04) (description "Connector, single row, 01x04") (footprints (fp Pin_Header_Straight_1X04) (fp Pin_Header_Angled_1X04) (fp Socket_Strip_Straight_1X04) (fp Socket_Strip_Angled_1X04)) (fields (field (name Reference) P) (field (name Value) CONN_01X04)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)))) (libpart (lib conn) (part CONN_01X05) (description "Connector, single row, 01x05") (footprints (fp Pin_Header_Straight_1X05) (fp Pin_Header_Angled_1X05) (fp Socket_Strip_Straight_1X05) (fp Socket_Strip_Angled_1X05)) (fields (field (name Reference) P) (field (name Value) CONN_01X05)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)))) (libpart (lib conn) (part CONN_01X06) (description "Connector, single row, 01x06") (footprints (fp Pin_Header_Straight_1X06) (fp Pin_Header_Angled_1X06) (fp Socket_Strip_Straight_1X06) (fp Socket_Strip_Angled_1X06)) (fields (field (name Reference) P) (field (name Value) CONN_01X06)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)) (pin (num 6) (name P6) (type passive)))) (libpart (lib conn) (part CONN_01X08) (description "Connector, single row, 01x08") (footprints (fp Pin_Header_Straight_1X08) (fp Pin_Header_Angled_1X08) (fp Socket_Strip_Straight_1X08) (fp Socket_Strip_Angled_1X08)) (fields (field (name Reference) P) (field (name Value) CONN_01X08)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)) (pin (num 6) (name P6) (type passive)) (pin (num 7) (name P7) (type passive)) (pin (num 8) (name P8) (type passive)))) (libpart (lib bldc_control_ver2-cache) (part CP2) (footprints (fp SM*) (fp C?) (fp C1-1)) (fields (field (name Reference) C) (field (name Value) CP2)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib bldc_control_ver2-cache) (part CRYSTAL) (fields (field (name Reference) X) (field (name Value) CRYSTAL)) (pins (pin (num 1) (name 1) (type passive)) (pin (num 2) (name 2) (type passive)))) (libpart (lib bldc_control_ver2-rescue) (part LED-RESCUE-bldc_control_ver2) (footprints (fp LED-3MM) (fp LED-5MM) (fp LED-10MM) (fp LED-0603) (fp LED-0805) (fp LED-1206) (fp LEDV)) (fields (field (name Reference) D) (field (name Value) LED-RESCUE-bldc_control_ver2)) (pins (pin (num 1) (name A) (type passive)) (pin (num 2) (name K) (type passive)))) (libpart (lib bldc_control_ver2-rescue) (part NCP1117ST33T3G-RESCUE-bldc_control_ver2) (footprints (fp SOT223)) (fields (field (name Reference) U) (field (name Value) NCP1117ST33T3G-RESCUE-bldc_control_ver2)) (pins (pin (num 1) (name GND) (type power_in)) (pin (num 2) (name VO) (type power_out)) (pin (num 3) (name VI) (type power_in)))) (libpart (lib device) (part R) (description Resistor) (footprints (fp R_*) (fp Resistor_*)) (fields (field (name Reference) R) (field (name Value) R)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib bldc_control_ver2-rescue) (part R-RESCUE-bldc_control_ver2) (footprints (fp R?) (fp SM0603) (fp SM0805) (fp R?-*) (fp SM1206)) (fields (field (name Reference) R) (field (name Value) R-RESCUE-bldc_control_ver2)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib bldc_control_ver2-cache) (part SN74LVC8T245) (fields (field (name Reference) DD) (field (name Value) SN74LVC8T245)) (pins (pin (num 1) (name VccA) (type power_in)) (pin (num 2) (name DIR) (type input)) (pin (num 3) (name A0) (type 3state)) (pin (num 4) (name A1) (type 3state)) (pin (num 5) (name A2) (type 3state)) (pin (num 6) (name A3) (type 3state)) (pin (num 7) (name A4) (type 3state)) (pin (num 8) (name A5) (type 3state)) (pin (num 9) (name A6) (type 3state)) (pin (num 10) (name A7) (type 3state)) (pin (num 11) (name GND) (type power_in)) (pin (num 12) (name GND) (type power_in)) (pin (num 13) (name GND) (type power_in)) (pin (num 14) (name B7) (type 3state)) (pin (num 15) (name B6) (type 3state)) (pin (num 16) (name B5) (type 3state)) (pin (num 17) (name B4) (type 3state)) (pin (num 18) (name B3) (type 3state)) (pin (num 19) (name B2) (type 3state)) (pin (num 20) (name B1) (type 3state)) (pin (num 21) (name B0) (type 3state)) (pin (num 22) (name ~0E) (type input)) (pin (num 23) (name VccB) (type power_in)) (pin (num 24) (name VccB) (type power_in)))) (libpart (lib bldc_control_ver2-cache) (part STM32F103C8) (aliases (alias STM32F103CB)) (fields (field (name Reference) U) (field (name Value) STM32F103C8) (field (name Footprint) LQFP48)) (pins (pin (num 1) (name VBAT) (type power_in)) (pin (num 2) (name PC13/TAMPER_RTC) (type BiDi)) (pin (num 3) (name PC14/OSC32_IN) (type BiDi)) (pin (num 4) (name PC15/OSC32_OUT) (type BiDi)) (pin (num 5) (name PD0/OSC_IN) (type BiDi)) (pin (num 6) (name PD1/OSC_OUT) (type BiDi)) (pin (num 7) (name ~NRST) (type input)) (pin (num 8) (name VSSA) (type power_in)) (pin (num 9) (name VDDA) (type power_in)) (pin (num 10) (name WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR/PA0) (type BiDi)) (pin (num 11) (name USART2_RTS/ADC12_IN1/TIM2_CH2/PA1) (type BiDi)) (pin (num 12) (name USART2_TX/ADC12_IN2/TIM2_CH3/PA2) (type BiDi)) (pin (num 13) (name USART2_RX/ADC12_IN3/TIM2_CH4/PA3) (type BiDi)) (pin (num 14) (name SPI1_NSS/USART2_CK/ADC12_IN4/PA4) (type BiDi)) (pin (num 15) (name SPI1_SCK/ADC12_IN5/PA5) (type BiDi)) (pin (num 16) (name SPI1_MISO/ADC12_IN6/TIM3_CH1/PA6) (type BiDi)) (pin (num 17) (name SPI1_MOSI/ADC12_IN7/TIM3_CH2/PA7) (type BiDi)) (pin (num 18) (name PB0/ADC12_IN8/TIM3_CH3) (type BiDi)) (pin (num 19) (name PB1/ADC12_IN9/TIM3_CH4) (type BiDi)) (pin (num 20) (name PB2/BOOT1) (type BiDi)) (pin (num 21) (name PB10/I2C2_SCL/USART3_TX) (type BiDi)) (pin (num 22) (name PB11/I2C2_SDA/USART3_RX) (type BiDi)) (pin (num 23) (name VSS) (type power_in)) (pin (num 24) (name VDD) (type power_in)) (pin (num 25) (name PB12/SPI2_NSS/I2C2_SMBA/USART3_CK/TIM1_BKIN) (type BiDi)) (pin (num 26) (name PB13/SPI2_SCK/USART3_CTS/TIM1_CH1N) (type BiDi)) (pin (num 27) (name PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N) (type BiDi)) (pin (num 28) (name PB15/SPI2_MOSI/TIM1_CH3N) (type BiDi)) (pin (num 29) (name USART1_CK/TIM1_CH1/MCO/PA8) (type BiDi)) (pin (num 30) (name USART1_TX/TIM1_CH2/PA9) (type BiDi)) (pin (num 31) (name USART1_RX/TIM1_CH3/PA10) (type BiDi)) (pin (num 32) (name USART1_CTS/CANRX/USBDM/TIM1_CH4/PA11) (type BiDi)) (pin (num 33) (name USART1_RTS/CANTX/USBDP/TIM1_ETR/PA12) (type BiDi)) (pin (num 34) (name JTMS/SWDIO/PA13) (type BiDi)) (pin (num 35) (name VSS) (type power_in)) (pin (num 36) (name VDD) (type power_in)) (pin (num 37) (name JTCK/SWCLK/PA14) (type BiDi)) (pin (num 38) (name JTDI/PA15) (type BiDi)) (pin (num 39) (name PB3/JTDO) (type BiDi)) (pin (num 40) (name PB4/NJTRST) (type BiDi)) (pin (num 41) (name PB5/I2C1_SMBA) (type BiDi)) (pin (num 42) (name PB6/I2C1_SCL/TIM4_CH1) (type BiDi)) (pin (num 43) (name PB7/I2C1_SDA/TIM4_CH2) (type BiDi)) (pin (num 44) (name BOOT0) (type input)) (pin (num 45) (name PB8/TIM4_CH3) (type BiDi)) (pin (num 46) (name PB9/TIM4_CH4) (type BiDi)) (pin (num 47) (name VSS) (type power_in)) (pin (num 48) (name VDD) (type power_in))))) (libraries (library (logical device) (uri /usr/local/share/kicad/library/device.lib)) (library (logical bldc_control_ver2-rescue) (uri /home/philipp/Dokumente/dev/bldc-drive/hardware/bldc_control_v2/bldc_control_ver2-rescue.lib)) (library (logical conn) (uri /usr/local/share/kicad/library/conn.lib)) (library (logical bldc_control_ver2-cache) (uri /home/philipp/Dokumente/dev/bldc-drive/hardware/bldc_control_v2/bldc_control_ver2-cache.lib))) (nets (net (code 1) (name GND) (node (ref C13) (pin 2)) (node (ref C10) (pin 2)) (node (ref R25) (pin 2)) (node (ref C15) (pin 1)) (node (ref DD1) (pin 11)) (node (ref C6) (pin 2)) (node (ref R21) (pin 2)) (node (ref DD1) (pin 12)) (node (ref DD1) (pin 22)) (node (ref DD1) (pin 13)) (node (ref R17) (pin 2)) (node (ref U1) (pin 1)) (node (ref P4) (pin 8)) (node (ref C14) (pin 2)) (node (ref C17) (pin 2)) (node (ref IC5) (pin 5)) (node (ref C16) (pin 2)) (node (ref IC2) (pin 5)) (node (ref IC3) (pin 5)) (node (ref C11) (pin 2)) (node (ref C12) (pin 2)) (node (ref P1) (pin 4)) (node (ref P6) (pin 1)) (node (ref R19) (pin 2)) (node (ref R18) (pin 2)) (node (ref IC4) (pin 5)) (node (ref C7) (pin 2)) (node (ref IC1) (pin 5)) (node (ref P7) (pin 1)) (node (ref P9) (pin 4)) (node (ref U2) (pin 23)) (node (ref U2) (pin 47)) (node (ref U2) (pin 8)) (node (ref U2) (pin 20)) (node (ref U2) (pin 35)) (node (ref U2) (pin 44)) (node (ref P5) (pin 1)) (node (ref C9) (pin 2)) (node (ref C8) (pin 2)) (node (ref C3) (pin 2)) (node (ref C2) (pin 2)) (node (ref C1) (pin 2)) (node (ref C5) (pin 2)) (node (ref C4) (pin 2))) (net (code 2) (name /HALL_SUPPLY) (node (ref R7) (pin 2)) (node (ref C7) (pin 1)) (node (ref P6) (pin 2)) (node (ref R6) (pin 2)) (node (ref R13) (pin 2)) (node (ref P8) (pin 2))) (net (code 3) (name "Net-(U2-Pad41)") (node (ref U2) (pin 41))) (net (code 4) (name "Net-(U2-Pad40)") (node (ref U2) (pin 40))) (net (code 5) (name "Net-(U2-Pad39)") (node (ref U2) (pin 39))) (net (code 6) (name "Net-(U2-Pad19)") (node (ref U2) (pin 19))) (net (code 7) (name "Net-(U2-Pad18)") (node (ref U2) (pin 18))) (net (code 8) (name +3V3) (node (ref U2) (pin 24)) (node (ref U2) (pin 36)) (node (ref U2) (pin 9)) (node (ref DD1) (pin 23)) (node (ref DD1) (pin 24)) (node (ref C13) (pin 1)) (node (ref C3) (pin 1)) (node (ref C8) (pin 1)) (node (ref C9) (pin 1)) (node (ref P2) (pin 3)) (node (ref C14) (pin 1)) (node (ref U2) (pin 48)) (node (ref P8) (pin 3)) (node (ref C17) (pin 1)) (node (ref R16) (pin 1)) (node (ref C11) (pin 1)) (node (ref C12) (pin 1)) (node (ref U1) (pin 2)) (node (ref P9) (pin 3)) (node (ref C6) (pin 1)) (node (ref U2) (pin 1)) (node (ref P7) (pin 2))) (net (code 9) (name /ENC_A_3V3) (node (ref U2) (pin 10)) (node (ref DD1) (pin 18))) (net (code 10) (name /ENC_B) (node (ref DD1) (pin 7)) (node (ref R12) (pin 2)) (node (ref IC5) (pin 6))) (net (code 11) (name /ENA_3V3) (node (ref U2) (pin 15)) (node (ref DD1) (pin 21))) (net (code 12) (name /STEP_3V3) (node (ref DD1) (pin 20)) (node (ref U2) (pin 16))) (net (code 13) (name /DIR_3V3) (node (ref DD1) (pin 19)) (node (ref U2) (pin 17))) (net (code 14) (name /ENC_B_3V3) (node (ref DD1) (pin 17)) (node (ref U2) (pin 11))) (net (code 15) (name "Net-(U2-Pad32)") (node (ref U2) (pin 32))) (net (code 16) (name "Net-(U2-Pad12)") (node (ref U2) (pin 12))) (net (code 17) (name "Net-(U2-Pad13)") (node (ref U2) (pin 13))) (net (code 18) (name /ENC_A) (node (ref IC4) (pin 6)) (node (ref DD1) (pin 6)) (node (ref R11) (pin 2))) (net (code 19) (name "Net-(U2-Pad33)") (node (ref U2) (pin 33))) (net (code 20) (name "Net-(U2-Pad25)") (node (ref U2) (pin 25))) (net (code 21) (name "Net-(U2-Pad46)") (node (ref U2) (pin 46))) (net (code 22) (name "Net-(R14-Pad1)") (node (ref R4) (pin 2)) (node (ref R14) (pin 1)) (node (ref R15) (pin 1))) (net (code 23) (name "Net-(R22-Pad1)") (node (ref R23) (pin 1)) (node (ref R22) (pin 1)) (node (ref R5) (pin 2))) (net (code 24) (name /ENC_SUPPLY) (node (ref P2) (pin 2)) (node (ref P1) (pin 3)) (node (ref C15) (pin 2)) (node (ref R22) (pin 2)) (node (ref R14) (pin 2))) (net (code 25) (name "Net-(DD1-Pad14)") (node (ref DD1) (pin 14))) (net (code 26) (name "Net-(DD1-Pad15)") (node (ref DD1) (pin 15))) (net (code 27) (name "Net-(DD1-Pad16)") (node (ref DD1) (pin 16))) (net (code 28) (name /ENA) (node (ref DD1) (pin 3)) (node (ref IC1) (pin 6)) (node (ref R8) (pin 2))) (net (code 29) (name /STEP) (node (ref R9) (pin 2)) (node (ref IC2) (pin 6)) (node (ref DD1) (pin 4))) (net (code 30) (name /DIR) (node (ref R10) (pin 2)) (node (ref IC3) (pin 6)) (node (ref DD1) (pin 5))) (net (code 31) (name "Net-(DD1-Pad8)") (node (ref DD1) (pin 8))) (net (code 32) (name "Net-(DD1-Pad9)") (node (ref DD1) (pin 9))) (net (code 33) (name "Net-(DD1-Pad10)") (node (ref DD1) (pin 10))) (net (code 34) (name +5V) (node (ref P2) (pin 1)) (node (ref R12) (pin 1)) (node (ref R10) (pin 1)) (node (ref P4) (pin 7)) (node (ref DD1) (pin 1)) (node (ref U1) (pin 3)) (node (ref P8) (pin 1)) (node (ref DD1) (pin 2)) (node (ref IC4) (pin 7)) (node (ref IC4) (pin 8)) (node (ref C10) (pin 1)) (node (ref R9) (pin 1)) (node (ref R11) (pin 1)) (node (ref IC1) (pin 8)) (node (ref C2) (pin 1)) (node (ref IC1) (pin 7)) (node (ref IC5) (pin 7)) (node (ref IC5) (pin 8)) (node (ref IC3) (pin 8)) (node (ref IC3) (pin 7)) (node (ref C16) (pin 1)) (node (ref IC2) (pin 7)) (node (ref IC2) (pin 8)) (node (ref R8) (pin 1)) (node (ref C1) (pin 1))) (net (code 35) (name "Net-(P5-Pad4)") (node (ref P5) (pin 4))) (net (code 36) (name "Net-(P5-Pad3)") (node (ref P5) (pin 3))) (net (code 37) (name /TDI) (node (ref U2) (pin 38))) (net (code 39) (name /L_C) (node (ref U2) (pin 28)) (node (ref P4) (pin 6))) (net (code 40) (name /HALL_A) (node (ref P6) (pin 5)) (node (ref U2) (pin 42)) (node (ref R6) (pin 1))) (net (code 41) (name /HALL_B) (node (ref R7) (pin 1)) (node (ref P6) (pin 4)) (node (ref U2) (pin 43))) (net (code 42) (name /HALL_C) (node (ref P6) (pin 3)) (node (ref R13) (pin 1)) (node (ref U2) (pin 45))) (net (code 43) (name /L_B) (node (ref U2) (pin 27)) (node (ref P4) (pin 4))) (net (code 44) (name /USART_TX) (node (ref P7) (pin 4)) (node (ref U2) (pin 21))) (net (code 45) (name /USART_RX) (node (ref P7) (pin 3)) (node (ref U2) (pin 22))) (net (code 46) (name /SWDIO) (node (ref U2) (pin 34)) (node (ref P9) (pin 1))) (net (code 47) (name /SWCLK) (node (ref P9) (pin 2)) (node (ref U2) (pin 37))) (net (code 48) (name /H_A) (node (ref P4) (pin 1)) (node (ref U2) (pin 29))) (net (code 49) (name /H_B) (node (ref U2) (pin 30)) (node (ref P4) (pin 3))) (net (code 50) (name /H_C) (node (ref U2) (pin 31)) (node (ref P4) (pin 5))) (net (code 51) (name /L_A) (node (ref P4) (pin 2)) (node (ref U2) (pin 26))) (net (code 52) (name /MEAS_BUS) (node (ref P5) (pin 2)) (node (ref U2) (pin 14))) (net (code 53) (name /LED0) (node (ref U2) (pin 2)) (node (ref D1) (pin 1))) (net (code 54) (name /LED1) (node (ref U2) (pin 3)) (node (ref D2) (pin 1))) (net (code 55) (name /LED2) (node (ref U2) (pin 4)) (node (ref D3) (pin 1))) (net (code 56) (name "Net-(R16-Pad2)") (node (ref R16) (pin 2)) (node (ref U2) (pin 7))) (net (code 57) (name "Net-(C4-Pad1)") (node (ref C4) (pin 1)) (node (ref U2) (pin 5)) (node (ref X1) (pin 1))) (net (code 58) (name "Net-(C5-Pad1)") (node (ref C5) (pin 1)) (node (ref X1) (pin 2)) (node (ref U2) (pin 6))) (net (code 59) (name "Net-(IC5-Pad2)") (node (ref R5) (pin 1)) (node (ref IC5) (pin 2))) (net (code 60) (name "Net-(IC4-Pad2)") (node (ref R4) (pin 1)) (node (ref IC4) (pin 2))) (net (code 61) (name "Net-(IC4-Pad3)") (node (ref R20) (pin 1)) (node (ref IC4) (pin 3)) (node (ref R21) (pin 1))) (net (code 62) (name "Net-(IC5-Pad3)") (node (ref R25) (pin 1)) (node (ref R24) (pin 1)) (node (ref IC5) (pin 3))) (net (code 63) (name /STEP_COM) (node (ref IC2) (pin 3)) (node (ref P3) (pin 3))) (net (code 64) (name "Net-(IC2-Pad2)") (node (ref R2) (pin 1)) (node (ref IC2) (pin 2))) (net (code 65) (name "Net-(IC3-Pad2)") (node (ref R3) (pin 1)) (node (ref IC3) (pin 2))) (net (code 66) (name /ENA_I) (node (ref R1) (pin 2)) (node (ref P3) (pin 6))) (net (code 67) (name /DIR_I) (node (ref P3) (pin 2)) (node (ref R3) (pin 2))) (net (code 68) (name /DIR_COM) (node (ref IC3) (pin 3)) (node (ref P3) (pin 1))) (net (code 69) (name /B_IN) (node (ref P1) (pin 1)) (node (ref R23) (pin 2)) (node (ref R24) (pin 2))) (net (code 70) (name /A_IN) (node (ref R15) (pin 2)) (node (ref R20) (pin 2)) (node (ref P1) (pin 2))) (net (code 71) (name /STEP_I) (node (ref R2) (pin 2)) (node (ref P3) (pin 4))) (net (code 72) (name "Net-(D1-Pad2)") (node (ref R17) (pin 1)) (node (ref D1) (pin 2))) (net (code 73) (name "Net-(D3-Pad2)") (node (ref R19) (pin 1)) (node (ref D3) (pin 2))) (net (code 74) (name "Net-(D2-Pad2)") (node (ref R18) (pin 1)) (node (ref D2) (pin 2))) (net (code 75) (name "Net-(IC1-Pad2)") (node (ref IC1) (pin 2)) (node (ref R1) (pin 1))) (net (code 76) (name /ENA_COM) (node (ref IC1) (pin 3)) (node (ref P3) (pin 5))))) ================================================ FILE: hardware/bldc_control_v2/bldc_control_ver2.pro ================================================ update=Mo 20 Feb 2017 11:46:24 CET version=1 last_client=eeschema [pcbnew] version=1 LastNetListRead= UseCmpFile=1 PadDrill=0.600000000000 PadDrillOvalY=0.600000000000 PadSizeH=1.500000000000 PadSizeV=1.500000000000 PcbTextSizeV=1.500000000000 PcbTextSizeH=1.500000000000 PcbTextThickness=0.300000000000 ModuleTextSizeV=1.000000000000 ModuleTextSizeH=1.000000000000 ModuleTextSizeThickness=0.150000000000 SolderMaskClearance=0.000000000000 SolderMaskMinWidth=0.000000000000 DrawSegmentWidth=0.200000000000 BoardOutlineThickness=0.100000000000 ModuleOutlineThickness=0.150000000000 [cvpcb] version=1 NetIExt=net [general] version=1 [eeschema] version=1 LibDir=../libraries [eeschema/libraries] LibName1=bldc_control_ver2-rescue LibName2=power LibName3=device LibName4=transistors LibName5=conn LibName6=linear LibName7=regul LibName8=74xx LibName9=cmos4000 LibName10=adc-dac LibName11=memory LibName12=xilinx LibName13=microcontrollers LibName14=dsp LibName15=microchip LibName16=analog_switches LibName17=motorola LibName18=texas LibName19=intel LibName20=audio LibName21=interface LibName22=digital-audio LibName23=philips LibName24=display LibName25=cypress LibName26=siliconi LibName27=opto LibName28=atmel LibName29=contrib LibName30=valves LibName31=stm32 LibName32=6n137 LibName33=/media/HTPC/ele/kicad-library/random_sn74lv8t245 ================================================ FILE: hardware/bldc_control_v2/bldc_control_ver2.sch ================================================ EESchema Schematic File Version 2 LIBS:bldc_control_ver2-rescue LIBS:power LIBS:device LIBS:transistors LIBS:conn LIBS:linear LIBS:regul LIBS:74xx LIBS:cmos4000 LIBS:adc-dac LIBS:memory LIBS:xilinx LIBS:microcontrollers LIBS:dsp LIBS:microchip LIBS:analog_switches LIBS:motorola LIBS:texas LIBS:intel LIBS:audio LIBS:interface LIBS:digital-audio LIBS:philips LIBS:display LIBS:cypress LIBS:siliconi LIBS:opto LIBS:atmel LIBS:contrib LIBS:valves LIBS:stm32 LIBS:6n137 LIBS:bldc_control_ver2-cache EELAYER 26 0 EELAYER END $Descr A3 16535 11693 encoding utf-8 Sheet 1 1 Title "BLDC_Control v2" Date "" Rev "0.2" Comp "" Comment1 "use with bldc_drive_v2" Comment2 "" Comment3 "" Comment4 "" $EndDescr $Comp L STM32F103C8 U2 U 1 1 562A9BF0 P 8200 4750 F 0 "U2" H 6900 6400 50 0000 C CNN F 1 "STM32F103C8" H 9250 3100 50 0000 C CNN F 2 "Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm" H 8200 4750 50 0000 C CNN F 3 "" H 8200 4750 60 0000 C CNN 1 8200 4750 1 0 0 -1 $EndComp $Comp L CONN_01X08 P4 U 1 1 562A9C7D P 2100 3300 F 0 "P4" H 2100 3750 50 0000 C CNN F 1 "CONN_01X08" V 2200 3300 50 0000 C CNN F 2 "Connectors_JST:JST_PH_B8B-PH-K_08x2.00mm_Straight" H 2100 3300 60 0001 C CNN F 3 "" H 2100 3300 60 0000 C CNN 1 2100 3300 -1 0 0 1 $EndComp Wire Wire Line 2300 3150 2750 3150 Wire Wire Line 2300 3250 2750 3250 Wire Wire Line 2300 3350 2750 3350 Wire Wire Line 2300 3450 2750 3450 Wire Wire Line 2300 3550 2750 3550 Wire Wire Line 2300 3650 2750 3650 Text Label 2750 3150 2 60 ~ 0 L_C Text Label 2750 3250 2 60 ~ 0 H_C Text Label 2750 3350 2 60 ~ 0 L_B Text Label 2750 3450 2 60 ~ 0 H_B Text Label 2750 3550 2 60 ~ 0 L_A Text Label 2750 3650 2 60 ~ 0 H_A $Comp L NCP1117ST33T3G-RESCUE-bldc_control_ver2 U1 U 1 1 562A9DDA P 2900 1450 F 0 "U1" H 2900 1700 40 0000 C CNN F 1 "NCP1117ST33T3G" H 2900 1650 40 0000 C CNN F 2 "TO_SOT_Packages_SMD:SOT-223-3Lead_TabPin2" H 2900 1450 60 0001 C CNN F 3 "" H 2900 1450 60 0000 C CNN 1 2900 1450 1 0 0 -1 $EndComp Wire Wire Line 1850 1400 2500 1400 Wire Wire Line 3300 1400 4100 1400 $Comp L R-RESCUE-bldc_control_ver2 R16 U 1 1 562AA08B P 6650 3050 F 0 "R16" V 6730 3050 40 0000 C CNN F 1 "10k" V 6657 3051 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 6580 3050 30 0001 C CNN F 3 "" H 6650 3050 30 0000 C CNN 1 6650 3050 1 0 0 -1 $EndComp Wire Wire Line 6700 3350 6650 3350 Wire Wire Line 6650 3350 6650 3300 $Comp L CRYSTAL X1 U 1 1 562AA11F P 6000 3550 F 0 "X1" H 6000 3700 60 0000 C CNN F 1 "8MHz" H 6000 3400 60 0000 C CNN F 2 "Crystals:Crystal_HC49-SD_SMD" H 6000 3550 60 0001 C CNN F 3 "" H 6000 3550 60 0000 C CNN 1 6000 3550 0 1 1 0 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C4 U 1 1 562AA19F P 5600 3250 F 0 "C4" H 5600 3350 40 0000 L CNN F 1 "18p" H 5606 3165 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 5638 3100 30 0001 C CNN F 3 "" H 5600 3250 60 0000 C CNN 1 5600 3250 0 1 1 0 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C5 U 1 1 562AA1DA P 5600 3850 F 0 "C5" H 5600 3950 40 0000 L CNN F 1 "18p" H 5606 3765 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 5638 3700 30 0001 C CNN F 3 "" H 5600 3850 60 0000 C CNN 1 5600 3850 0 1 1 0 $EndComp Wire Wire Line 5800 3250 6250 3250 Wire Wire Line 5800 3850 6700 3850 Wire Wire Line 6700 3700 6250 3700 Wire Wire Line 6250 3700 6250 3250 Connection ~ 6000 3250 Connection ~ 6000 3850 Wire Wire Line 9700 4250 10250 4250 Wire Wire Line 9700 4350 10250 4350 Wire Wire Line 9700 4450 10250 4450 Wire Wire Line 6700 5900 6250 5900 Wire Wire Line 6700 6000 6250 6000 Wire Wire Line 6700 6100 6250 6100 Text Label 10250 4250 2 60 ~ 0 H_A Text Label 10250 4350 2 60 ~ 0 H_B Text Label 10250 4450 2 60 ~ 0 H_C Text Label 6250 5900 0 60 ~ 0 L_A Text Label 6250 6000 0 60 ~ 0 L_B Text Label 6250 6100 0 60 ~ 0 L_C Wire Wire Line 6700 5200 6300 5200 Wire Wire Line 6700 5300 6300 5300 Wire Wire Line 6300 5400 6700 5400 Text Label 6300 5200 0 60 ~ 0 HALL_A Text Label 6300 5300 0 60 ~ 0 HALL_B Text Label 6300 5400 0 60 ~ 0 HALL_C Wire Wire Line 9700 3450 10250 3450 Wire Wire Line 9700 3550 10250 3550 Text Label 10250 3450 2 60 ~ 0 ENC_A_3V3 Text Label 10250 3550 2 60 ~ 0 ENC_B_3V3 Wire Wire Line 6700 5600 6200 5600 Wire Wire Line 6700 5700 6200 5700 Wire Wire Line 9700 4750 10250 4750 Wire Wire Line 9700 4850 10250 4850 Text Label 10250 4750 2 60 ~ 0 SWDIO Text Label 10250 4850 2 60 ~ 0 SWCLK Text Label 6200 5600 0 60 ~ 0 USART_TX Text Label 6200 5700 0 60 ~ 0 USART_RX Wire Wire Line 9700 4050 10250 4050 Wire Wire Line 9700 4150 10250 4150 Text Label 10250 4050 2 60 ~ 0 STEP_3V3 Text Label 10250 4150 2 60 ~ 0 DIR_3V3 Wire Wire Line 9700 3950 10250 3950 Text Label 10250 3950 2 60 ~ 0 ENA_3V3 Wire Wire Line 9700 3850 10250 3850 Text Label 10250 3850 2 60 ~ 0 MEAS_BUS $Comp L CONN_01X04 P5 U 1 1 562AB1AB P 2100 4500 F 0 "P5" H 2100 4750 50 0000 C CNN F 1 "CONN_01X04" V 2200 4500 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 2100 4500 60 0001 C CNN F 3 "" H 2100 4500 60 0000 C CNN 1 2100 4500 -1 0 0 1 $EndComp Wire Wire Line 2300 4550 2800 4550 Text Label 2800 4550 2 60 ~ 0 MEAS_BUS Wire Wire Line 6700 4250 6300 4250 Wire Wire Line 6300 4350 6700 4350 Wire Wire Line 6700 4450 6300 4450 Text Label 6300 4250 0 60 ~ 0 LED0 Text Label 6300 4350 0 60 ~ 0 LED1 Text Label 6300 4450 0 60 ~ 0 LED2 $Comp L C-RESCUE-bldc_control_ver2 C1 U 1 1 562AB863 P 2100 1650 F 0 "C1" H 2100 1750 40 0000 L CNN F 1 "100n" H 2106 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 2138 1500 30 0001 C CNN F 3 "" H 2100 1650 60 0000 C CNN 1 2100 1650 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C2 U 1 1 562AB8FF P 2300 1650 F 0 "C2" H 2300 1750 40 0000 L CNN F 1 "100n" H 2306 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 2338 1500 30 0001 C CNN F 3 "" H 2300 1650 60 0000 C CNN 1 2300 1650 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C3 U 1 1 562AB935 P 3350 1650 F 0 "C3" H 3350 1750 40 0000 L CNN F 1 "100n" H 3356 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 3388 1500 30 0001 C CNN F 3 "" H 3350 1650 60 0000 C CNN 1 3350 1650 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C8 U 1 1 562AB9BC P 3850 1650 F 0 "C8" H 3850 1750 40 0000 L CNN F 1 "10µ" H 3856 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0805" H 3888 1500 30 0001 C CNN F 3 "" H 3850 1650 60 0000 C CNN 1 3850 1650 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C9 U 1 1 562AB9F9 P 4100 1650 F 0 "C9" H 4100 1750 40 0000 L CNN F 1 "10µ" H 4106 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0805" H 4138 1500 30 0001 C CNN F 3 "" H 4100 1650 60 0000 C CNN 1 4100 1650 1 0 0 -1 $EndComp Connection ~ 2100 1400 Wire Wire Line 2300 1450 2300 1400 Connection ~ 2300 1400 Wire Wire Line 4100 1400 4100 1450 Wire Wire Line 3850 1450 3850 1400 Connection ~ 3850 1400 Wire Wire Line 3350 1450 3350 1400 Connection ~ 3350 1400 Wire Wire Line 9700 4950 10250 4950 Text Label 10250 4950 2 60 ~ 0 TDI $Comp L LED-RESCUE-bldc_control_ver2 D1 U 1 1 562ACE41 P 13650 2050 F 0 "D1" H 13650 2150 50 0000 C CNN F 1 "LED" H 13650 1950 50 0000 C CNN F 2 "LEDs:LED_0603" H 13650 2050 60 0001 C CNN F 3 "" H 13650 2050 60 0000 C CNN 1 13650 2050 0 1 1 0 $EndComp $Comp L LED-RESCUE-bldc_control_ver2 D2 U 1 1 562ACF1B P 13950 2050 F 0 "D2" H 13950 2150 50 0000 C CNN F 1 "LED" H 13950 1950 50 0000 C CNN F 2 "LEDs:LED_0603" H 13950 2050 60 0001 C CNN F 3 "" H 13950 2050 60 0000 C CNN 1 13950 2050 0 1 1 0 $EndComp $Comp L LED-RESCUE-bldc_control_ver2 D3 U 1 1 562ACF67 P 14250 2050 F 0 "D3" H 14250 2150 50 0000 C CNN F 1 "LED" H 14250 1950 50 0000 C CNN F 2 "LEDs:LED_0603" H 14250 2050 60 0001 C CNN F 3 "" H 14250 2050 60 0000 C CNN 1 14250 2050 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R19 U 1 1 562ACFE4 P 14250 2550 F 0 "R19" V 14330 2550 40 0000 C CNN F 1 "220" V 14257 2551 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 14180 2550 30 0001 C CNN F 3 "" H 14250 2550 30 0000 C CNN 1 14250 2550 1 0 0 -1 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R18 U 1 1 562AD077 P 13950 2550 F 0 "R18" V 14030 2550 40 0000 C CNN F 1 "220" V 13957 2551 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 13880 2550 30 0001 C CNN F 3 "" H 13950 2550 30 0000 C CNN 1 13950 2550 1 0 0 -1 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R17 U 1 1 562AD0DF P 13650 2550 F 0 "R17" V 13730 2550 40 0000 C CNN F 1 "220" V 13657 2551 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 13580 2550 30 0001 C CNN F 3 "" H 13650 2550 30 0000 C CNN 1 13650 2550 1 0 0 -1 $EndComp Wire Wire Line 14250 2250 14250 2300 Wire Wire Line 13950 2250 13950 2300 Wire Wire Line 13650 2250 13650 2300 Wire Wire Line 13650 1850 13650 1600 Wire Wire Line 13950 1850 13950 1600 Wire Wire Line 14250 1850 14250 1600 Text Label 13650 1600 3 60 ~ 0 LED0 Text Label 13950 1600 3 60 ~ 0 LED1 Text Label 14250 1600 3 60 ~ 0 LED2 $Comp L CONN_01X05 P6 U 1 1 562ADE31 P 2100 6050 F 0 "P6" H 2100 6350 50 0000 C CNN F 1 "CONN_01X05" V 2200 6050 50 0000 C CNN F 2 "Connectors_JST:JST_XH_B05B-XH-A_05x2.50mm_Straight" H 2100 6050 60 0001 C CNN F 3 "" H 2100 6050 60 0000 C CNN 1 2100 6050 -1 0 0 1 $EndComp Wire Wire Line 2300 5850 2950 5850 Wire Wire Line 2300 5950 3150 5950 Wire Wire Line 2300 6050 3350 6050 Text Label 2350 5850 0 60 ~ 0 HALL_A Text Label 2350 5950 0 60 ~ 0 HALL_B Text Label 2350 6050 0 60 ~ 0 HALL_C Wire Wire Line 2300 6150 3350 6150 $Comp L R-RESCUE-bldc_control_ver2 R6 U 1 1 562AE5D5 P 2950 5550 F 0 "R6" V 3030 5550 40 0000 C CNN F 1 "10k" V 2957 5551 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 2880 5550 30 0001 C CNN F 3 "" H 2950 5550 30 0000 C CNN 1 2950 5550 1 0 0 1 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R7 U 1 1 562AE709 P 3150 5550 F 0 "R7" V 3230 5550 40 0000 C CNN F 1 "10k" V 3157 5551 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 3080 5550 30 0001 C CNN F 3 "" H 3150 5550 30 0000 C CNN 1 3150 5550 1 0 0 1 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R13 U 1 1 562AE768 P 3350 5550 F 0 "R13" V 3430 5550 40 0000 C CNN F 1 "10k" V 3357 5551 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 3280 5550 30 0001 C CNN F 3 "" H 3350 5550 30 0000 C CNN 1 3350 5550 1 0 0 1 $EndComp Wire Wire Line 2950 5850 2950 5800 Wire Wire Line 3150 5950 3150 5800 Wire Wire Line 3350 6050 3350 5800 $Comp L CONN_01X04 P9 U 1 1 562B0392 P 2100 9450 F 0 "P9" H 2100 9700 50 0000 C CNN F 1 "CONN_01X04" V 2200 9450 50 0000 C CNN F 2 "jst-ph:jst-ph-JST-PH4" H 2100 9450 60 0001 C CNN F 3 "" H 2100 9450 60 0000 C CNN 1 2100 9450 -1 0 0 -1 $EndComp Wire Wire Line 2300 9300 2600 9300 Wire Wire Line 2600 9400 2300 9400 Text Label 2600 9300 2 60 ~ 0 SWDIO Text Label 2600 9400 2 60 ~ 0 SWCLK $Comp L CONN_01X04 P7 U 1 1 562B1330 P 2100 8400 F 0 "P7" H 2100 8650 50 0000 C CNN F 1 "CONN_01X04" V 2200 8400 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 2100 8400 60 0001 C CNN F 3 "" H 2100 8400 60 0000 C CNN 1 2100 8400 -1 0 0 1 $EndComp Wire Wire Line 2300 8250 2800 8250 Wire Wire Line 2300 8350 2800 8350 Text Label 2800 8250 2 60 ~ 0 USART_TX Text Label 2800 8350 2 60 ~ 0 USART_RX Wire Wire Line 2950 5300 3350 5300 Connection ~ 3150 5300 Text Label 3000 5300 0 60 ~ 0 HALL_SUPPLY $Comp L CONN_01X03 P2 U 1 1 562B2EC3 P 6550 1600 F 0 "P2" H 6550 1800 50 0000 C CNN F 1 "CONN_01X03" V 6650 1600 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 6550 1600 60 0001 C CNN F 3 "" H 6550 1600 60 0000 C CNN 1 6550 1600 -1 0 0 1 $EndComp Text Label 7400 1600 2 60 ~ 0 ENC_SUPPLY Wire Wire Line 6750 1600 7400 1600 Text Label 2350 6150 0 60 ~ 0 HALL_SUPPLY $Comp L C-RESCUE-bldc_control_ver2 C7 U 1 1 562B3C99 P 3350 6350 F 0 "C7" H 3350 6450 40 0000 L CNN F 1 "100n" H 3356 6265 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 3388 6200 30 0001 C CNN F 3 "" H 3350 6350 60 0000 C CNN 1 3350 6350 1 0 0 -1 $EndComp $Comp L 6N136-RESCUE-bldc_control_ver2 IC1 U 1 1 562B5114 P 7000 8350 F 0 "IC1" H 6790 8580 40 0000 C CNN F 1 "6N136" H 7160 8110 40 0000 C CNN F 2 "Power_Integrations:SMD-8" H 6800 8120 30 0001 C CIN F 3 "" H 7000 8350 60 0000 C CNN 1 7000 8350 1 0 0 -1 $EndComp Wire Wire Line 7350 8400 8200 8400 $Comp L R-RESCUE-bldc_control_ver2 R1 U 1 1 562B644A P 6400 8250 F 0 "R1" V 6480 8250 40 0000 C CNN F 1 "220" V 6407 8251 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 6330 8250 30 0001 C CNN F 3 "" H 6400 8250 30 0000 C CNN 1 6400 8250 0 1 1 0 $EndComp Wire Wire Line 6150 8450 6650 8450 Text Label 8200 8400 2 60 ~ 0 ENA $Comp L 6N136-RESCUE-bldc_control_ver2 IC2 U 1 1 562C3931 P 7000 8800 F 0 "IC2" H 6790 9030 40 0000 C CNN F 1 "6N136" H 7160 8560 40 0000 C CNN F 2 "Power_Integrations:SMD-8" H 6800 8570 30 0001 C CIN F 3 "" H 7000 8800 60 0000 C CNN 1 7000 8800 1 0 0 -1 $EndComp Wire Wire Line 7350 8850 8200 8850 $Comp L R-RESCUE-bldc_control_ver2 R2 U 1 1 562C394E P 6400 8700 F 0 "R2" V 6480 8700 40 0000 C CNN F 1 "220" V 6407 8701 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 6330 8700 30 0001 C CNN F 3 "" H 6400 8700 30 0000 C CNN 1 6400 8700 0 1 1 0 $EndComp Wire Wire Line 6650 8900 6150 8900 $Comp L 6N136-RESCUE-bldc_control_ver2 IC3 U 1 1 562C3A78 P 7000 9250 F 0 "IC3" H 6790 9480 40 0000 C CNN F 1 "6N136" H 7160 9010 40 0000 C CNN F 2 "Power_Integrations:SMD-8" H 6800 9020 30 0001 C CIN F 3 "" H 7000 9250 60 0000 C CNN 1 7000 9250 1 0 0 -1 $EndComp Wire Wire Line 7350 9300 8200 9300 $Comp L R-RESCUE-bldc_control_ver2 R3 U 1 1 562C3A95 P 6400 9150 F 0 "R3" V 6480 9150 40 0000 C CNN F 1 "220" V 6407 9151 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 6330 9150 30 0001 C CNN F 3 "" H 6400 9150 30 0000 C CNN 1 6400 9150 0 1 1 0 $EndComp Wire Wire Line 6050 9350 6650 9350 $Comp L 6N136-RESCUE-bldc_control_ver2 IC4 U 1 1 562C3AA2 P 12300 8350 F 0 "IC4" H 12090 8580 40 0000 C CNN F 1 "6N136" H 12460 8110 40 0000 C CNN F 2 "Power_Integrations:SMD-8" H 12100 8120 30 0001 C CIN F 3 "" H 12300 8350 60 0000 C CNN 1 12300 8350 1 0 0 -1 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R4 U 1 1 562C3ABF P 11700 8250 F 0 "R4" V 11780 8250 40 0000 C CNN F 1 "220" V 11707 8251 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11630 8250 30 0001 C CNN F 3 "" H 11700 8250 30 0000 C CNN 1 11700 8250 0 1 1 0 $EndComp Wire Wire Line 11400 8450 11950 8450 $Comp L 6N136-RESCUE-bldc_control_ver2 IC5 U 1 1 562C3FD4 P 12300 8850 F 0 "IC5" H 12090 9080 40 0000 C CNN F 1 "6N136" H 12460 8610 40 0000 C CNN F 2 "Power_Integrations:SMD-8" H 12100 8620 30 0001 C CIN F 3 "" H 12300 8850 60 0000 C CNN 1 12300 8850 1 0 0 -1 $EndComp Wire Wire Line 12650 8900 13500 8900 $Comp L R-RESCUE-bldc_control_ver2 R5 U 1 1 562C3FEF P 11700 8750 F 0 "R5" V 11780 8750 40 0000 C CNN F 1 "220" V 11707 8751 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11630 8750 30 0001 C CNN F 3 "" H 11700 8750 30 0000 C CNN 1 11700 8750 0 1 1 0 $EndComp Wire Wire Line 11400 8950 11950 8950 Text Label 8200 8850 2 60 ~ 0 STEP Text Label 8200 9300 2 60 ~ 0 DIR Text Label 13500 8400 2 60 ~ 0 ENC_A Text Label 13500 8900 2 60 ~ 0 ENC_B $Comp L CONN_01X04 P1 U 1 1 562C8FFA P 2100 7100 F 0 "P1" H 2100 7350 50 0000 C CNN F 1 "CONN_01X04" V 2200 7100 50 0000 C CNN F 2 "Connectors_JST:JST_PH_B4B-PH-K_04x2.00mm_Straight" H 2100 7100 60 0001 C CNN F 3 "" H 2100 7100 60 0000 C CNN 1 2100 7100 -1 0 0 1 $EndComp Wire Wire Line 2300 7150 3200 7150 Wire Wire Line 2300 7250 3200 7250 $Comp L CONN_01X06 P3 U 1 1 562CAF01 P 5100 8800 F 0 "P3" H 5100 9150 50 0000 C CNN F 1 "CONN_01X06" V 5200 8800 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x06" H 5100 8800 60 0001 C CNN F 3 "" H 5100 8800 60 0000 C CNN 1 5100 8800 -1 0 0 1 $EndComp Wire Wire Line 5300 8650 6150 8650 Wire Wire Line 6150 8650 6150 8450 Wire Wire Line 5300 8750 6150 8750 Wire Wire Line 6150 8750 6150 8700 Wire Wire Line 6150 8900 6150 8850 Wire Wire Line 6150 8850 5300 8850 Wire Wire Line 5300 8950 6150 8950 Wire Wire Line 6150 8950 6150 9150 Wire Wire Line 5300 9050 6050 9050 Wire Wire Line 6050 9050 6050 9350 Wire Wire Line 5300 8550 6050 8550 Wire Wire Line 6050 8550 6050 8250 Wire Wire Line 6050 8250 6150 8250 Text Label 5300 8550 0 60 ~ 0 ENA_I Text Label 5300 8650 0 60 ~ 0 ENA_COM Text Label 5300 8750 0 60 ~ 0 STEP_I Text Label 5300 8850 0 60 ~ 0 STEP_COM Text Label 5300 8950 0 60 ~ 0 DIR_I Text Label 5300 9050 0 60 ~ 0 DIR_COM $Comp L CP2 C11 U 1 1 562CB9E7 P 11700 2100 F 0 "C11" H 11700 2200 40 0000 L CNN F 1 "CP2" H 11706 2015 40 0000 L CNN F 2 "Capacitors_Tantalum_SMD:TantalC_SizeC_EIA-6032_Reflow" H 11738 1950 30 0001 C CNN F 3 "" H 11700 2100 60 0000 C CNN 1 11700 2100 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C12 U 1 1 562CC429 P 12000 2100 F 0 "C12" H 12000 2200 40 0000 L CNN F 1 "100n" H 12006 2015 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 12038 1950 30 0001 C CNN F 3 "" H 12000 2100 60 0000 C CNN 1 12000 2100 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C13 U 1 1 562CC4EF P 12300 2100 F 0 "C13" H 12300 2200 40 0000 L CNN F 1 "100n" H 12306 2015 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 12338 1950 30 0001 C CNN F 3 "" H 12300 2100 60 0000 C CNN 1 12300 2100 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C10 U 1 1 562CC87A P 1850 1650 F 0 "C10" H 1850 1750 40 0000 L CNN F 1 "10µ" H 1856 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0805" H 1888 1500 30 0001 C CNN F 3 "" H 1850 1650 60 0000 C CNN 1 1850 1650 1 0 0 -1 $EndComp Wire Wire Line 1850 1450 1850 1400 Text Label 3200 7050 2 60 ~ 0 ENC_SUPPLY Wire Wire Line 2300 7050 3200 7050 Text Label 3200 7150 2 60 ~ 0 A_IN Text Label 3200 7250 2 60 ~ 0 B_IN $Comp L R-RESCUE-bldc_control_ver2 R14 U 1 1 5725D0B9 P 11150 8200 F 0 "R14" V 11230 8200 40 0000 C CNN F 1 "0" V 11157 8201 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8200 30 0001 C CNN F 3 "" H 11150 8200 30 0000 C CNN 1 11150 8200 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R15 U 1 1 5725D1BF P 11150 8300 F 0 "R15" V 11230 8300 40 0000 C CNN F 1 "NM" V 11157 8301 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8300 30 0001 C CNN F 3 "" H 11150 8300 30 0000 C CNN 1 11150 8300 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R20 U 1 1 5725D27C P 11150 8400 F 0 "R20" V 11230 8400 40 0000 C CNN F 1 "0" V 11157 8401 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8400 30 0001 C CNN F 3 "" H 11150 8400 30 0000 C CNN 1 11150 8400 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R21 U 1 1 5725D336 P 11150 8500 F 0 "R21" V 11230 8500 40 0000 C CNN F 1 "NM" V 11157 8501 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8500 30 0001 C CNN F 3 "" H 11150 8500 30 0000 C CNN 1 11150 8500 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R22 U 1 1 5725D3F1 P 11150 8700 F 0 "R22" V 11230 8700 40 0000 C CNN F 1 "0" V 11157 8701 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8700 30 0001 C CNN F 3 "" H 11150 8700 30 0000 C CNN 1 11150 8700 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R23 U 1 1 5725D4BF P 11150 8800 F 0 "R23" V 11230 8800 40 0000 C CNN F 1 "NM" V 11157 8801 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8800 30 0001 C CNN F 3 "" H 11150 8800 30 0000 C CNN 1 11150 8800 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R24 U 1 1 5725D580 P 11150 8900 F 0 "R24" V 11230 8900 40 0000 C CNN F 1 "0" V 11157 8901 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 8900 30 0001 C CNN F 3 "" H 11150 8900 30 0000 C CNN 1 11150 8900 0 1 1 0 $EndComp $Comp L R-RESCUE-bldc_control_ver2 R25 U 1 1 5725D644 P 11150 9000 F 0 "R25" V 11230 9000 40 0000 C CNN F 1 "NM" V 11157 9001 40 0000 C CNN F 2 "Resistors_SMD:R_0603" V 11080 9000 30 0001 C CNN F 3 "" H 11150 9000 30 0000 C CNN 1 11150 9000 0 1 1 0 $EndComp Wire Wire Line 11450 8250 11400 8250 Wire Wire Line 11400 8400 11400 8500 Connection ~ 11400 8450 Wire Wire Line 11400 8200 11400 8300 Connection ~ 11400 8250 Wire Wire Line 11400 8700 11400 8800 Wire Wire Line 11450 8750 11400 8750 Connection ~ 11400 8750 Wire Wire Line 11400 8900 11400 9000 Connection ~ 11400 8950 Wire Wire Line 10900 8200 10300 8200 Wire Wire Line 10300 8300 10900 8300 Wire Wire Line 10900 8400 10800 8400 Wire Wire Line 10800 8400 10800 8300 Connection ~ 10800 8300 Wire Wire Line 10900 8700 10300 8700 Wire Wire Line 10900 8800 10900 8900 Wire Wire Line 10900 8800 10300 8800 Text Label 10300 8800 0 60 ~ 0 B_IN Text Label 10300 8300 0 60 ~ 0 A_IN Text Label 10300 8200 0 60 ~ 0 ENC_SUPPLY Text Label 10300 8700 0 60 ~ 0 ENC_SUPPLY $Comp L SN74LVC8T245 DD1 U 1 1 572666EB P 13150 4950 F 0 "DD1" H 12800 5700 60 0000 L CNN F 1 "SN74LVC8T245" H 12750 5600 60 0000 L CNN F 2 "Housings_SSOP:SSOP-24_5.3x8.2mm_Pitch0.65mm" H 13150 4950 60 0001 C CNN F 3 "" H 13150 4950 60 0000 C CNN 1 13150 4950 1 0 0 -1 $EndComp Wire Wire Line 12450 4450 12000 4450 Wire Wire Line 12000 4550 12450 4550 Wire Wire Line 12450 4650 12000 4650 Wire Wire Line 12450 4750 12000 4750 Wire Wire Line 12450 4850 12000 4850 Text Label 12000 4450 0 60 ~ 0 ENA Text Label 12000 4550 0 60 ~ 0 STEP Text Label 12000 4650 0 60 ~ 0 DIR Text Label 12000 4750 0 60 ~ 0 ENC_A Text Label 12000 4850 0 60 ~ 0 ENC_B Wire Wire Line 13850 4450 14400 4450 Wire Wire Line 13850 4550 14400 4550 Wire Wire Line 13850 4650 14400 4650 Wire Wire Line 13850 4750 14400 4750 Wire Wire Line 13850 4850 14400 4850 Text Label 14400 4450 2 60 ~ 0 ENA_3V3 Text Label 14400 4550 2 60 ~ 0 STEP_3V3 Text Label 14400 4650 2 60 ~ 0 DIR_3V3 Text Label 14400 4750 2 60 ~ 0 ENC_A_3V3 Text Label 14400 4850 2 60 ~ 0 ENC_B_3V3 $Comp L C-RESCUE-bldc_control_ver2 C16 U 1 1 5726BD38 P 14800 5550 F 0 "C16" H 14800 5650 40 0000 L CNN F 1 "100n" H 14806 5465 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 14838 5400 30 0001 C CNN F 3 "" H 14800 5550 60 0000 C CNN 1 14800 5550 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C17 U 1 1 5726C050 P 15250 5550 F 0 "C17" H 15250 5650 40 0000 L CNN F 1 "100n" H 15256 5465 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 15288 5400 30 0001 C CNN F 3 "" H 15250 5550 60 0000 C CNN 1 15250 5550 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C14 U 1 1 562CC5BC P 12600 2100 F 0 "C14" H 12600 2200 40 0000 L CNN F 1 "100n" H 12606 2015 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 12638 1950 30 0001 C CNN F 3 "" H 12600 2100 60 0000 C CNN 1 12600 2100 1 0 0 -1 $EndComp $Comp L CONN_01X03 P8 U 1 1 57264900 P 5000 1600 F 0 "P8" H 5000 1800 50 0000 C CNN F 1 "CONN_01X03" V 5100 1600 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 5000 1600 60 0001 C CNN F 3 "" H 5000 1600 60 0000 C CNN 1 5000 1600 -1 0 0 1 $EndComp Text Label 5850 1600 2 60 ~ 0 HALL_SUPPLY Wire Wire Line 5200 1600 5850 1600 $Comp L GND #PWR01 U 1 1 58AAFB42 P 7900 6500 F 0 "#PWR01" H 7900 6250 50 0001 C CNN F 1 "GND" H 7905 6327 50 0000 C CNN F 2 "" H 7900 6500 50 0000 C CNN F 3 "" H 7900 6500 50 0000 C CNN 1 7900 6500 1 0 0 -1 $EndComp $Comp L GND #PWR02 U 1 1 58AAFC51 P 8050 6500 F 0 "#PWR02" H 8050 6250 50 0001 C CNN F 1 "GND" H 8055 6327 50 0000 C CNN F 2 "" H 8050 6500 50 0000 C CNN F 3 "" H 8050 6500 50 0000 C CNN 1 8050 6500 1 0 0 -1 $EndComp $Comp L GND #PWR03 U 1 1 58AAFD19 P 8200 6500 F 0 "#PWR03" H 8200 6250 50 0001 C CNN F 1 "GND" H 8205 6327 50 0000 C CNN F 2 "" H 8200 6500 50 0000 C CNN F 3 "" H 8200 6500 50 0000 C CNN 1 8200 6500 1 0 0 -1 $EndComp $Comp L GND #PWR04 U 1 1 58AAFDE1 P 8500 6500 F 0 "#PWR04" H 8500 6250 50 0001 C CNN F 1 "GND" H 8505 6327 50 0000 C CNN F 2 "" H 8500 6500 50 0000 C CNN F 3 "" H 8500 6500 50 0000 C CNN 1 8500 6500 1 0 0 -1 $EndComp $Comp L GND #PWR05 U 1 1 58AB0C01 P 6700 4800 F 0 "#PWR05" H 6700 4550 50 0001 C CNN F 1 "GND" V 6705 4672 50 0000 R CNN F 2 "" H 6700 4800 50 0000 C CNN F 3 "" H 6700 4800 50 0000 C CNN 1 6700 4800 0 1 1 0 $EndComp NoConn ~ 6700 5100 NoConn ~ 6700 5000 NoConn ~ 6700 4900 NoConn ~ 6700 4700 NoConn ~ 6700 4600 $Comp L +3.3V #PWR06 U 1 1 58AB0E56 P 6700 4050 F 0 "#PWR06" H 6700 3900 50 0001 C CNN F 1 "+3.3V" V 6715 4178 50 0000 L CNN F 2 "" H 6700 4050 50 0000 C CNN F 3 "" H 6700 4050 50 0000 C CNN 1 6700 4050 0 -1 -1 0 $EndComp $Comp L +3.3V #PWR07 U 1 1 58AB12E6 P 7900 3000 F 0 "#PWR07" H 7900 2850 50 0001 C CNN F 1 "+3.3V" H 7915 3173 50 0000 C CNN F 2 "" H 7900 3000 50 0000 C CNN F 3 "" H 7900 3000 50 0000 C CNN 1 7900 3000 1 0 0 -1 $EndComp $Comp L +3.3V #PWR08 U 1 1 58AB14AF P 8050 3000 F 0 "#PWR08" H 8050 2850 50 0001 C CNN F 1 "+3.3V" H 8065 3173 50 0000 C CNN F 2 "" H 8050 3000 50 0000 C CNN F 3 "" H 8050 3000 50 0000 C CNN 1 8050 3000 1 0 0 -1 $EndComp $Comp L +3.3V #PWR09 U 1 1 58AB1577 P 8200 3000 F 0 "#PWR09" H 8200 2850 50 0001 C CNN F 1 "+3.3V" H 8215 3173 50 0000 C CNN F 2 "" H 8200 3000 50 0000 C CNN F 3 "" H 8200 3000 50 0000 C CNN 1 8200 3000 1 0 0 -1 $EndComp $Comp L +3.3V #PWR010 U 1 1 58AB163F P 8500 3000 F 0 "#PWR010" H 8500 2850 50 0001 C CNN F 1 "+3.3V" H 8515 3173 50 0000 C CNN F 2 "" H 8500 3000 50 0000 C CNN F 3 "" H 8500 3000 50 0000 C CNN 1 8500 3000 1 0 0 -1 $EndComp NoConn ~ 9700 3650 NoConn ~ 9700 3750 NoConn ~ 9700 4550 NoConn ~ 9700 4650 NoConn ~ 6700 5800 NoConn ~ 6700 5500 $Comp L +3.3V #PWR011 U 1 1 58AB30AF P 6650 2800 F 0 "#PWR011" H 6650 2650 50 0001 C CNN F 1 "+3.3V" H 6665 2973 50 0000 C CNN F 2 "" H 6650 2800 50 0000 C CNN F 3 "" H 6650 2800 50 0000 C CNN 1 6650 2800 1 0 0 -1 $EndComp $Comp L GND #PWR012 U 1 1 58AB3177 P 6700 3500 F 0 "#PWR012" H 6700 3250 50 0001 C CNN F 1 "GND" V 6705 3372 50 0000 R CNN F 2 "" H 6700 3500 50 0000 C CNN F 3 "" H 6700 3500 50 0000 C CNN 1 6700 3500 0 1 1 0 $EndComp $Comp L GND #PWR013 U 1 1 58AB3483 P 5400 3250 F 0 "#PWR013" H 5400 3000 50 0001 C CNN F 1 "GND" V 5405 3122 50 0000 R CNN F 2 "" H 5400 3250 50 0000 C CNN F 3 "" H 5400 3250 50 0000 C CNN 1 5400 3250 0 1 1 0 $EndComp $Comp L GND #PWR014 U 1 1 58AB354B P 5400 3850 F 0 "#PWR014" H 5400 3600 50 0001 C CNN F 1 "GND" V 5405 3722 50 0000 R CNN F 2 "" H 5400 3850 50 0000 C CNN F 3 "" H 5400 3850 50 0000 C CNN 1 5400 3850 0 1 1 0 $EndComp $Comp L GND #PWR015 U 1 1 58AB4302 P 2900 1700 F 0 "#PWR015" H 2900 1450 50 0001 C CNN F 1 "GND" H 2905 1527 50 0000 C CNN F 2 "" H 2900 1700 50 0000 C CNN F 3 "" H 2900 1700 50 0000 C CNN 1 2900 1700 1 0 0 -1 $EndComp $Comp L GND #PWR016 U 1 1 58AB43D1 P 2300 1850 F 0 "#PWR016" H 2300 1600 50 0001 C CNN F 1 "GND" H 2305 1677 50 0000 C CNN F 2 "" H 2300 1850 50 0000 C CNN F 3 "" H 2300 1850 50 0000 C CNN 1 2300 1850 1 0 0 -1 $EndComp $Comp L GND #PWR017 U 1 1 58AB4499 P 2100 1850 F 0 "#PWR017" H 2100 1600 50 0001 C CNN F 1 "GND" H 2105 1677 50 0000 C CNN F 2 "" H 2100 1850 50 0000 C CNN F 3 "" H 2100 1850 50 0000 C CNN 1 2100 1850 1 0 0 -1 $EndComp $Comp L GND #PWR018 U 1 1 58AB4561 P 1850 1850 F 0 "#PWR018" H 1850 1600 50 0001 C CNN F 1 "GND" H 1855 1677 50 0000 C CNN F 2 "" H 1850 1850 50 0000 C CNN F 3 "" H 1850 1850 50 0000 C CNN 1 1850 1850 1 0 0 -1 $EndComp $Comp L GND #PWR019 U 1 1 58AB4629 P 3350 1850 F 0 "#PWR019" H 3350 1600 50 0001 C CNN F 1 "GND" H 3355 1677 50 0000 C CNN F 2 "" H 3350 1850 50 0000 C CNN F 3 "" H 3350 1850 50 0000 C CNN 1 3350 1850 1 0 0 -1 $EndComp $Comp L GND #PWR020 U 1 1 58AB46F1 P 3600 1850 F 0 "#PWR020" H 3600 1600 50 0001 C CNN F 1 "GND" H 3605 1677 50 0000 C CNN F 2 "" H 3600 1850 50 0000 C CNN F 3 "" H 3600 1850 50 0000 C CNN 1 3600 1850 1 0 0 -1 $EndComp $Comp L GND #PWR021 U 1 1 58AB47B9 P 3850 1850 F 0 "#PWR021" H 3850 1600 50 0001 C CNN F 1 "GND" H 3855 1677 50 0000 C CNN F 2 "" H 3850 1850 50 0000 C CNN F 3 "" H 3850 1850 50 0000 C CNN 1 3850 1850 1 0 0 -1 $EndComp $Comp L GND #PWR022 U 1 1 58AB4881 P 4100 1850 F 0 "#PWR022" H 4100 1600 50 0001 C CNN F 1 "GND" H 4105 1677 50 0000 C CNN F 2 "" H 4100 1850 50 0000 C CNN F 3 "" H 4100 1850 50 0000 C CNN 1 4100 1850 1 0 0 -1 $EndComp $Comp L +3.3V #PWR023 U 1 1 58AB498B P 4100 1400 F 0 "#PWR023" H 4100 1250 50 0001 C CNN F 1 "+3.3V" H 4115 1573 50 0000 C CNN F 2 "" H 4100 1400 50 0000 C CNN F 3 "" H 4100 1400 50 0000 C CNN 1 4100 1400 1 0 0 -1 $EndComp $Comp L C-RESCUE-bldc_control_ver2 C6 U 1 1 562AB984 P 3600 1650 F 0 "C6" H 3600 1750 40 0000 L CNN F 1 "100n" H 3606 1565 40 0000 L CNN F 2 "Capacitors_SMD:C_0603" H 3638 1500 30 0001 C CNN F 3 "" H 3600 1650 60 0000 C CNN 1 3600 1650 1 0 0 -1 $EndComp Wire Wire Line 3600 1450 3600 1400 Connection ~ 3600 1400 $Comp L +5V #PWR024 U 1 1 58AB4E97 P 1850 1400 F 0 "#PWR024" H 1850 1250 50 0001 C CNN F 1 "+5V" H 1865 1573 50 0000 C CNN F 2 "" H 1850 1400 50 0000 C CNN F 3 "" H 1850 1400 50 0000 C CNN 1 1850 1400 1 0 0 -1 $EndComp Wire Wire Line 2100 1450 2100 1400 Text Notes 1850 2250 0 60 ~ 0 3.3 volts power supply for stm32 $Comp L +5V #PWR025 U 1 1 58AB5F7D P 2300 3050 F 0 "#PWR025" H 2300 2900 50 0001 C CNN F 1 "+5V" V 2315 3178 50 0000 L CNN F 2 "" H 2300 3050 50 0000 C CNN F 3 "" H 2300 3050 50 0000 C CNN 1 2300 3050 0 1 1 0 $EndComp $Comp L GND #PWR026 U 1 1 58AB6B0B P 2300 4650 F 0 "#PWR026" H 2300 4400 50 0001 C CNN F 1 "GND" V 2305 4522 50 0000 R CNN F 2 "" H 2300 4650 50 0000 C CNN F 3 "" H 2300 4650 50 0000 C CNN 1 2300 4650 0 -1 -1 0 $EndComp $Comp L GND #PWR027 U 1 1 58AB6C97 P 2300 2950 F 0 "#PWR027" H 2300 2700 50 0001 C CNN F 1 "GND" V 2305 2822 50 0000 R CNN F 2 "" H 2300 2950 50 0000 C CNN F 3 "" H 2300 2950 50 0000 C CNN 1 2300 2950 0 -1 -1 0 $EndComp $Comp L GND #PWR028 U 1 1 58AB75BB P 2300 6250 F 0 "#PWR028" H 2300 6000 50 0001 C CNN F 1 "GND" V 2305 6122 50 0000 R CNN F 2 "" H 2300 6250 50 0000 C CNN F 3 "" H 2300 6250 50 0000 C CNN 1 2300 6250 0 -1 -1 0 $EndComp $Comp L GND #PWR029 U 1 1 58AB7747 P 3350 6550 F 0 "#PWR029" H 3350 6300 50 0001 C CNN F 1 "GND" H 3355 6377 50 0000 C CNN F 2 "" H 3350 6550 50 0000 C CNN F 3 "" H 3350 6550 50 0000 C CNN 1 3350 6550 1 0 0 -1 $EndComp $Comp L GND #PWR030 U 1 1 58AB8226 P 2300 8550 F 0 "#PWR030" H 2300 8300 50 0001 C CNN F 1 "GND" V 2305 8422 50 0000 R CNN F 2 "" H 2300 8550 50 0000 C CNN F 3 "" H 2300 8550 50 0000 C CNN 1 2300 8550 0 -1 -1 0 $EndComp $Comp L +3.3V #PWR031 U 1 1 58AB83AE P 2300 8450 F 0 "#PWR031" H 2300 8300 50 0001 C CNN F 1 "+3.3V" V 2315 8578 50 0000 L CNN F 2 "" H 2300 8450 50 0000 C CNN F 3 "" H 2300 8450 50 0000 C CNN 1 2300 8450 0 1 1 0 $EndComp $Comp L +3.3V #PWR032 U 1 1 58AB9DD4 P 2300 9500 F 0 "#PWR032" H 2300 9350 50 0001 C CNN F 1 "+3.3V" V 2315 9628 50 0000 L CNN F 2 "" H 2300 9500 50 0000 C CNN F 3 "" H 2300 9500 50 0000 C CNN 1 2300 9500 0 1 1 0 $EndComp $Comp L GND #PWR033 U 1 1 58AB9EA5 P 2300 9600 F 0 "#PWR033" H 2300 9350 50 0001 C CNN F 1 "GND" V 2305 9472 50 0000 R CNN F 2 "" H 2300 9600 50 0000 C CNN F 3 "" H 2300 9600 50 0000 C CNN 1 2300 9600 0 -1 -1 0 $EndComp Text Notes 1900 9850 0 60 ~ 0 SWD program plug Text Notes 1900 8800 0 60 ~ 0 Debug UART Text Notes 1900 6600 0 60 ~ 0 INPUT\nhall resolver Text Notes 12500 6200 0 60 ~ 0 dual voltage bus transceiver\nand voltage level converter $Comp L +5V #PWR034 U 1 1 58AC0586 P 12450 5350 F 0 "#PWR034" H 12450 5200 50 0001 C CNN F 1 "+5V" V 12465 5478 50 0000 L CNN F 2 "" H 12450 5350 50 0000 C CNN F 3 "" H 12450 5350 50 0000 C CNN 1 12450 5350 0 -1 -1 0 $EndComp NoConn ~ 12450 4950 NoConn ~ 12450 5050 NoConn ~ 12450 5150 NoConn ~ 13850 5150 NoConn ~ 13850 5050 NoConn ~ 13850 4950 $Comp L +3.3V #PWR035 U 1 1 58AC1049 P 13850 5350 F 0 "#PWR035" H 13850 5200 50 0001 C CNN F 1 "+3.3V" V 13865 5478 50 0000 L CNN F 2 "" H 13850 5350 50 0000 C CNN F 3 "" H 13850 5350 50 0000 C CNN 1 13850 5350 0 1 1 0 $EndComp $Comp L +3.3V #PWR036 U 1 1 58AC1398 P 13850 5450 F 0 "#PWR036" H 13850 5300 50 0001 C CNN F 1 "+3.3V" V 13865 5578 50 0000 L CNN F 2 "" H 13850 5450 50 0000 C CNN F 3 "" H 13850 5450 50 0000 C CNN 1 13850 5450 0 1 1 0 $EndComp $Comp L +3.3V #PWR037 U 1 1 58AC1460 P 15250 5350 F 0 "#PWR037" H 15250 5200 50 0001 C CNN F 1 "+3.3V" H 15265 5523 50 0000 C CNN F 2 "" H 15250 5350 50 0000 C CNN F 3 "" H 15250 5350 50 0000 C CNN 1 15250 5350 1 0 0 -1 $EndComp $Comp L GND #PWR038 U 1 1 58AC1603 P 15250 5750 F 0 "#PWR038" H 15250 5500 50 0001 C CNN F 1 "GND" H 15255 5577 50 0000 C CNN F 2 "" H 15250 5750 50 0000 C CNN F 3 "" H 15250 5750 50 0000 C CNN 1 15250 5750 1 0 0 -1 $EndComp $Comp L GND #PWR039 U 1 1 58AC1810 P 14800 5750 F 0 "#PWR039" H 14800 5500 50 0001 C CNN F 1 "GND" H 14805 5577 50 0000 C CNN F 2 "" H 14800 5750 50 0000 C CNN F 3 "" H 14800 5750 50 0000 C CNN 1 14800 5750 1 0 0 -1 $EndComp $Comp L +5V #PWR040 U 1 1 58AC1AD6 P 14800 5350 F 0 "#PWR040" H 14800 5200 50 0001 C CNN F 1 "+5V" H 14815 5523 50 0000 C CNN F 2 "" H 14800 5350 50 0000 C CNN F 3 "" H 14800 5350 50 0000 C CNN 1 14800 5350 1 0 0 -1 $EndComp $Comp L +5V #PWR041 U 1 1 58AC1C9B P 13850 5650 F 0 "#PWR041" H 13850 5500 50 0001 C CNN F 1 "+5V" V 13865 5778 50 0000 L CNN F 2 "" H 13850 5650 50 0000 C CNN F 3 "" H 13850 5650 50 0000 C CNN 1 13850 5650 0 1 1 0 $EndComp $Comp L GND #PWR042 U 1 1 58AC2019 P 13850 5850 F 0 "#PWR042" H 13850 5600 50 0001 C CNN F 1 "GND" V 13855 5722 50 0000 R CNN F 2 "" H 13850 5850 50 0000 C CNN F 3 "" H 13850 5850 50 0000 C CNN 1 13850 5850 0 -1 -1 0 $EndComp $Comp L GND #PWR043 U 1 1 58AC219E P 13850 5750 F 0 "#PWR043" H 13850 5500 50 0001 C CNN F 1 "GND" V 13855 5622 50 0000 R CNN F 2 "" H 13850 5750 50 0000 C CNN F 3 "" H 13850 5750 50 0000 C CNN 1 13850 5750 0 -1 -1 0 $EndComp $Comp L GND #PWR044 U 1 1 58AC2266 P 13850 5550 F 0 "#PWR044" H 13850 5300 50 0001 C CNN F 1 "GND" V 13855 5422 50 0000 R CNN F 2 "" H 13850 5550 50 0000 C CNN F 3 "" H 13850 5550 50 0000 C CNN 1 13850 5550 0 -1 -1 0 $EndComp $Comp L GND #PWR045 U 1 1 58AC252A P 12450 5450 F 0 "#PWR045" H 12450 5200 50 0001 C CNN F 1 "GND" V 12455 5322 50 0000 R CNN F 2 "" H 12450 5450 50 0000 C CNN F 3 "" H 12450 5450 50 0000 C CNN 1 12450 5450 0 1 1 0 $EndComp $Comp L GND #PWR046 U 1 1 58AC3734 P 13650 2800 F 0 "#PWR046" H 13650 2550 50 0001 C CNN F 1 "GND" H 13655 2627 50 0000 C CNN F 2 "" H 13650 2800 50 0000 C CNN F 3 "" H 13650 2800 50 0000 C CNN 1 13650 2800 1 0 0 -1 $EndComp $Comp L GND #PWR047 U 1 1 58AC3A40 P 13950 2800 F 0 "#PWR047" H 13950 2550 50 0001 C CNN F 1 "GND" H 13955 2627 50 0000 C CNN F 2 "" H 13950 2800 50 0000 C CNN F 3 "" H 13950 2800 50 0000 C CNN 1 13950 2800 1 0 0 -1 $EndComp $Comp L GND #PWR048 U 1 1 58AC3B08 P 14250 2800 F 0 "#PWR048" H 14250 2550 50 0001 C CNN F 1 "GND" H 14255 2627 50 0000 C CNN F 2 "" H 14250 2800 50 0000 C CNN F 3 "" H 14250 2800 50 0000 C CNN 1 14250 2800 1 0 0 -1 $EndComp $Comp L +3.3V #PWR049 U 1 1 58AC4BE9 P 11700 1900 F 0 "#PWR049" H 11700 1750 50 0001 C CNN F 1 "+3.3V" H 11715 2073 50 0000 C CNN F 2 "" H 11700 1900 50 0000 C CNN F 3 "" H 11700 1900 50 0000 C CNN 1 11700 1900 1 0 0 -1 $EndComp $Comp L +3.3V #PWR050 U 1 1 58AC4E78 P 12000 1900 F 0 "#PWR050" H 12000 1750 50 0001 C CNN F 1 "+3.3V" H 12015 2073 50 0000 C CNN F 2 "" H 12000 1900 50 0000 C CNN F 3 "" H 12000 1900 50 0000 C CNN 1 12000 1900 1 0 0 -1 $EndComp $Comp L +3.3V #PWR051 U 1 1 58AC4F40 P 12300 1900 F 0 "#PWR051" H 12300 1750 50 0001 C CNN F 1 "+3.3V" H 12315 2073 50 0000 C CNN F 2 "" H 12300 1900 50 0000 C CNN F 3 "" H 12300 1900 50 0000 C CNN 1 12300 1900 1 0 0 -1 $EndComp $Comp L +3.3V #PWR052 U 1 1 58AC5008 P 12600 1900 F 0 "#PWR052" H 12600 1750 50 0001 C CNN F 1 "+3.3V" H 12615 2073 50 0000 C CNN F 2 "" H 12600 1900 50 0000 C CNN F 3 "" H 12600 1900 50 0000 C CNN 1 12600 1900 1 0 0 -1 $EndComp $Comp L GND #PWR053 U 1 1 58AC50D0 P 11700 2300 F 0 "#PWR053" H 11700 2050 50 0001 C CNN F 1 "GND" H 11705 2127 50 0000 C CNN F 2 "" H 11700 2300 50 0000 C CNN F 3 "" H 11700 2300 50 0000 C CNN 1 11700 2300 1 0 0 -1 $EndComp $Comp L GND #PWR054 U 1 1 58AC5255 P 12000 2300 F 0 "#PWR054" H 12000 2050 50 0001 C CNN F 1 "GND" H 12005 2127 50 0000 C CNN F 2 "" H 12000 2300 50 0000 C CNN F 3 "" H 12000 2300 50 0000 C CNN 1 12000 2300 1 0 0 -1 $EndComp $Comp L GND #PWR055 U 1 1 58AC531D P 12300 2300 F 0 "#PWR055" H 12300 2050 50 0001 C CNN F 1 "GND" H 12305 2127 50 0000 C CNN F 2 "" H 12300 2300 50 0000 C CNN F 3 "" H 12300 2300 50 0000 C CNN 1 12300 2300 1 0 0 -1 $EndComp $Comp L GND #PWR056 U 1 1 58AC53E5 P 12600 2300 F 0 "#PWR056" H 12600 2050 50 0001 C CNN F 1 "GND" H 12605 2127 50 0000 C CNN F 2 "" H 12600 2300 50 0000 C CNN F 3 "" H 12600 2300 50 0000 C CNN 1 12600 2300 1 0 0 -1 $EndComp $Comp L +3.3V #PWR057 U 1 1 58ACB54F P 5200 1500 F 0 "#PWR057" H 5200 1350 50 0001 C CNN F 1 "+3.3V" H 5215 1673 50 0000 C CNN F 2 "" H 5200 1500 50 0000 C CNN F 3 "" H 5200 1500 50 0000 C CNN 1 5200 1500 1 0 0 -1 $EndComp $Comp L +3.3V #PWR058 U 1 1 58ACB65D P 6750 1500 F 0 "#PWR058" H 6750 1350 50 0001 C CNN F 1 "+3.3V" H 6765 1673 50 0000 C CNN F 2 "" H 6750 1500 50 0000 C CNN F 3 "" H 6750 1500 50 0000 C CNN 1 6750 1500 1 0 0 -1 $EndComp $Comp L C C15 U 1 1 58ACBA93 P 7550 1600 F 0 "C15" V 7298 1600 50 0000 C CNN F 1 "100n" V 7389 1600 50 0000 C CNN F 2 "Capacitors_SMD:C_0603" H 7588 1450 50 0001 C CNN F 3 "" H 7550 1600 50 0000 C CNN 1 7550 1600 0 1 1 0 $EndComp $Comp L GND #PWR059 U 1 1 58ACC0F3 P 7700 1600 F 0 "#PWR059" H 7700 1350 50 0001 C CNN F 1 "GND" V 7705 1472 50 0000 R CNN F 2 "" H 7700 1600 50 0000 C CNN F 3 "" H 7700 1600 50 0000 C CNN 1 7700 1600 0 -1 -1 0 $EndComp $Comp L +5V #PWR060 U 1 1 58ACC3FF P 5200 1700 F 0 "#PWR060" H 5200 1550 50 0001 C CNN F 1 "+5V" V 5215 1828 50 0000 L CNN F 2 "" H 5200 1700 50 0000 C CNN F 3 "" H 5200 1700 50 0000 C CNN 1 5200 1700 0 1 1 0 $EndComp $Comp L +5V #PWR061 U 1 1 58ACC50D P 6750 1700 F 0 "#PWR061" H 6750 1550 50 0001 C CNN F 1 "+5V" V 6765 1828 50 0000 L CNN F 2 "" H 6750 1700 50 0000 C CNN F 3 "" H 6750 1700 50 0000 C CNN 1 6750 1700 0 1 1 0 $EndComp Text Notes 4950 2150 0 60 ~ 0 power supply selection jumper\n3.3V or 5.0V $Comp L GND #PWR062 U 1 1 58ACE797 P 2300 6950 F 0 "#PWR062" H 2300 6700 50 0001 C CNN F 1 "GND" V 2305 6822 50 0000 R CNN F 2 "" H 2300 6950 50 0000 C CNN F 3 "" H 2300 6950 50 0000 C CNN 1 2300 6950 0 -1 -1 0 $EndComp Text Notes 4550 9450 0 60 ~ 0 ENABLE, STEP, DIR:\ninputs - opto-isolated $Comp L GND #PWR063 U 1 1 58ACFECC P 7350 8500 F 0 "#PWR063" H 7350 8250 50 0001 C CNN F 1 "GND" V 7355 8372 50 0000 R CNN F 2 "" H 7350 8500 50 0000 C CNN F 3 "" H 7350 8500 50 0000 C CNN 1 7350 8500 0 -1 -1 0 $EndComp $Comp L GND #PWR064 U 1 1 58AD0313 P 7350 8950 F 0 "#PWR064" H 7350 8700 50 0001 C CNN F 1 "GND" V 7355 8822 50 0000 R CNN F 2 "" H 7350 8950 50 0000 C CNN F 3 "" H 7350 8950 50 0000 C CNN 1 7350 8950 0 -1 -1 0 $EndComp $Comp L GND #PWR065 U 1 1 58AD03DB P 7350 9400 F 0 "#PWR065" H 7350 9150 50 0001 C CNN F 1 "GND" V 7355 9272 50 0000 R CNN F 2 "" H 7350 9400 50 0000 C CNN F 3 "" H 7350 9400 50 0000 C CNN 1 7350 9400 0 -1 -1 0 $EndComp $Comp L +5V #PWR066 U 1 1 58AD0662 P 7350 8200 F 0 "#PWR066" H 7350 8050 50 0001 C CNN F 1 "+5V" V 7365 8328 50 0000 L CNN F 2 "" H 7350 8200 50 0000 C CNN F 3 "" H 7350 8200 50 0000 C CNN 1 7350 8200 0 1 1 0 $EndComp $Comp L +5V #PWR067 U 1 1 58AD0EDF P 7350 8300 F 0 "#PWR067" H 7350 8150 50 0001 C CNN F 1 "+5V" V 7365 8428 50 0000 L CNN F 2 "" H 7350 8300 50 0000 C CNN F 3 "" H 7350 8300 50 0000 C CNN 1 7350 8300 0 1 1 0 $EndComp $Comp L +5V #PWR068 U 1 1 58AD0FA7 P 7350 8650 F 0 "#PWR068" H 7350 8500 50 0001 C CNN F 1 "+5V" V 7365 8778 50 0000 L CNN F 2 "" H 7350 8650 50 0000 C CNN F 3 "" H 7350 8650 50 0000 C CNN 1 7350 8650 0 1 1 0 $EndComp $Comp L +5V #PWR069 U 1 1 58AD106F P 7350 8750 F 0 "#PWR069" H 7350 8600 50 0001 C CNN F 1 "+5V" V 7365 8878 50 0000 L CNN F 2 "" H 7350 8750 50 0000 C CNN F 3 "" H 7350 8750 50 0000 C CNN 1 7350 8750 0 1 1 0 $EndComp $Comp L +5V #PWR070 U 1 1 58AD1137 P 7350 9100 F 0 "#PWR070" H 7350 8950 50 0001 C CNN F 1 "+5V" V 7365 9228 50 0000 L CNN F 2 "" H 7350 9100 50 0000 C CNN F 3 "" H 7350 9100 50 0000 C CNN 1 7350 9100 0 1 1 0 $EndComp $Comp L +5V #PWR071 U 1 1 58AD11FF P 7350 9200 F 0 "#PWR071" H 7350 9050 50 0001 C CNN F 1 "+5V" V 7365 9328 50 0000 L CNN F 2 "" H 7350 9200 50 0000 C CNN F 3 "" H 7350 9200 50 0000 C CNN 1 7350 9200 0 1 1 0 $EndComp $Comp L R R8 U 1 1 58AD1569 P 7800 8250 F 0 "R8" H 7870 8296 50 0000 L CNN F 1 "10k" H 7870 8205 50 0000 L CNN F 2 "Resistors_SMD:R_0603" V 7730 8250 50 0001 C CNN F 3 "" H 7800 8250 50 0000 C CNN 1 7800 8250 1 0 0 -1 $EndComp $Comp L R R9 U 1 1 58AD164B P 7800 8700 F 0 "R9" H 7870 8746 50 0000 L CNN F 1 "10k" H 7870 8655 50 0000 L CNN F 2 "Resistors_SMD:R_0603" V 7730 8700 50 0001 C CNN F 3 "" H 7800 8700 50 0000 C CNN 1 7800 8700 1 0 0 -1 $EndComp $Comp L R R10 U 1 1 58AD1742 P 7800 9150 F 0 "R10" H 7870 9196 50 0000 L CNN F 1 "10k" H 7870 9105 50 0000 L CNN F 2 "Resistors_SMD:R_0603" V 7730 9150 50 0001 C CNN F 3 "" H 7800 9150 50 0000 C CNN 1 7800 9150 1 0 0 -1 $EndComp Connection ~ 7800 8400 Connection ~ 7800 8850 Connection ~ 7800 9300 $Comp L +5V #PWR072 U 1 1 58AD1F73 P 7800 8100 F 0 "#PWR072" H 7800 7950 50 0001 C CNN F 1 "+5V" V 7815 8228 50 0000 L CNN F 2 "" H 7800 8100 50 0000 C CNN F 3 "" H 7800 8100 50 0000 C CNN 1 7800 8100 0 1 1 0 $EndComp $Comp L +5V #PWR073 U 1 1 58AD203B P 7800 8550 F 0 "#PWR073" H 7800 8400 50 0001 C CNN F 1 "+5V" V 7815 8678 50 0000 L CNN F 2 "" H 7800 8550 50 0000 C CNN F 3 "" H 7800 8550 50 0000 C CNN 1 7800 8550 0 1 1 0 $EndComp $Comp L +5V #PWR074 U 1 1 58AD2103 P 7800 9000 F 0 "#PWR074" H 7800 8850 50 0001 C CNN F 1 "+5V" V 7815 9128 50 0000 L CNN F 2 "" H 7800 9000 50 0000 C CNN F 3 "" H 7800 9000 50 0000 C CNN 1 7800 9000 0 1 1 0 $EndComp Text Notes 6500 9700 0 60 ~ 0 optocoupler up to 2MHz\nmaximum input voltage: 5VDC Text Notes 1900 7600 0 60 ~ 0 INPUT\nintegrated magnetic resolver $Comp L +5V #PWR075 U 1 1 58AD4576 P 12650 8200 F 0 "#PWR075" H 12650 8050 50 0001 C CNN F 1 "+5V" V 12665 8328 50 0000 L CNN F 2 "" H 12650 8200 50 0000 C CNN F 3 "" H 12650 8200 50 0000 C CNN 1 12650 8200 0 1 1 0 $EndComp $Comp L GND #PWR076 U 1 1 58AD473D P 12650 8500 F 0 "#PWR076" H 12650 8250 50 0001 C CNN F 1 "GND" V 12655 8372 50 0000 R CNN F 2 "" H 12650 8500 50 0000 C CNN F 3 "" H 12650 8500 50 0000 C CNN 1 12650 8500 0 -1 -1 0 $EndComp Wire Wire Line 12650 8400 13500 8400 $Comp L +5V #PWR077 U 1 1 58AD4FD9 P 12650 8300 F 0 "#PWR077" H 12650 8150 50 0001 C CNN F 1 "+5V" V 12665 8428 50 0000 L CNN F 2 "" H 12650 8300 50 0000 C CNN F 3 "" H 12650 8300 50 0000 C CNN 1 12650 8300 0 1 1 0 $EndComp $Comp L +5V #PWR078 U 1 1 58AD50A1 P 12650 8700 F 0 "#PWR078" H 12650 8550 50 0001 C CNN F 1 "+5V" V 12665 8828 50 0000 L CNN F 2 "" H 12650 8700 50 0000 C CNN F 3 "" H 12650 8700 50 0000 C CNN 1 12650 8700 0 1 1 0 $EndComp $Comp L +5V #PWR079 U 1 1 58AD5169 P 12650 8800 F 0 "#PWR079" H 12650 8650 50 0001 C CNN F 1 "+5V" V 12665 8928 50 0000 L CNN F 2 "" H 12650 8800 50 0000 C CNN F 3 "" H 12650 8800 50 0000 C CNN 1 12650 8800 0 1 1 0 $EndComp $Comp L R R11 U 1 1 58AD5500 P 13100 8250 F 0 "R11" H 13170 8296 50 0000 L CNN F 1 "10k" H 13170 8205 50 0000 L CNN F 2 "Resistors_SMD:R_0603" V 13030 8250 50 0001 C CNN F 3 "" H 13100 8250 50 0000 C CNN 1 13100 8250 1 0 0 -1 $EndComp $Comp L +5V #PWR080 U 1 1 58AD58DD P 13100 8100 F 0 "#PWR080" H 13100 7950 50 0001 C CNN F 1 "+5V" V 13115 8228 50 0000 L CNN F 2 "" H 13100 8100 50 0000 C CNN F 3 "" H 13100 8100 50 0000 C CNN 1 13100 8100 0 1 1 0 $EndComp $Comp L R R12 U 1 1 58AD5ADC P 13100 8750 F 0 "R12" H 13170 8796 50 0000 L CNN F 1 "10k" H 13170 8705 50 0000 L CNN F 2 "Resistors_SMD:R_0603" V 13030 8750 50 0001 C CNN F 3 "" H 13100 8750 50 0000 C CNN 1 13100 8750 1 0 0 -1 $EndComp $Comp L GND #PWR081 U 1 1 58AD5CC0 P 12650 9000 F 0 "#PWR081" H 12650 8750 50 0001 C CNN F 1 "GND" V 12655 8872 50 0000 R CNN F 2 "" H 12650 9000 50 0000 C CNN F 3 "" H 12650 9000 50 0000 C CNN 1 12650 9000 0 -1 -1 0 $EndComp $Comp L +5V #PWR082 U 1 1 58AD6332 P 13100 8600 F 0 "#PWR082" H 13100 8450 50 0001 C CNN F 1 "+5V" V 13115 8728 50 0000 L CNN F 2 "" H 13100 8600 50 0000 C CNN F 3 "" H 13100 8600 50 0000 C CNN 1 13100 8600 0 1 1 0 $EndComp Connection ~ 13100 8400 Connection ~ 13100 8900 $Comp L GND #PWR083 U 1 1 58AD6D84 P 10900 9000 F 0 "#PWR083" H 10900 8750 50 0001 C CNN F 1 "GND" V 10905 8872 50 0000 R CNN F 2 "" H 10900 9000 50 0000 C CNN F 3 "" H 10900 9000 50 0000 C CNN 1 10900 9000 0 1 1 0 $EndComp $Comp L GND #PWR084 U 1 1 58AD6ECA P 10900 8500 F 0 "#PWR084" H 10900 8250 50 0001 C CNN F 1 "GND" V 10905 8372 50 0000 R CNN F 2 "" H 10900 8500 50 0000 C CNN F 3 "" H 10900 8500 50 0000 C CNN 1 10900 8500 0 1 1 0 $EndComp Text Notes 10150 9300 0 60 ~ 0 Opto-Isolated Inputs for magnetic encoder\nmaximum input voltage: 5VDC $Comp L PWR_FLAG #FLG085 U 1 1 58ADE691 P 2300 1400 F 0 "#FLG085" H 2300 1495 50 0001 C CNN F 1 "PWR_FLAG" H 2300 1624 50 0000 C CNN F 2 "" H 2300 1400 50 0000 C CNN F 3 "" H 2300 1400 50 0000 C CNN 1 2300 1400 1 0 0 -1 $EndComp NoConn ~ 2300 4350 NoConn ~ 2300 4450 $Comp L PWR_FLAG #FLG086 U 1 1 58AE00CF P 1500 1850 F 0 "#FLG086" H 1500 1945 50 0001 C CNN F 1 "PWR_FLAG" H 1500 2074 50 0000 C CNN F 2 "" H 1500 1850 50 0000 C CNN F 3 "" H 1500 1850 50 0000 C CNN 1 1500 1850 1 0 0 -1 $EndComp $Comp L GND #PWR087 U 1 1 58AE0197 P 1500 1850 F 0 "#PWR087" H 1500 1600 50 0001 C CNN F 1 "GND" H 1505 1677 50 0000 C CNN F 2 "" H 1500 1850 50 0000 C CNN F 3 "" H 1500 1850 50 0000 C CNN 1 1500 1850 1 0 0 -1 $EndComp NoConn ~ 9700 4950 NoConn ~ 10650 9250 Text Notes 1900 4000 0 60 ~ 0 OUTPUT\nfor power driver Text Notes 1900 4950 0 60 ~ 0 UNKNOWN $EndSCHEMATC ================================================ FILE: hardware/bldc_control_v3/bldc_control_ver3.kicad_pcb ================================================ (kicad_pcb (version 20160815) (host pcbnew "(2016-10-11 revision bf73925)-master") (general (links 178) (no_connects 0) (area 145.924999 87.924999 244.075001 126.075001) (thickness 1.6) (drawings 31) (tracks 888) (zones 0) (modules 68) (nets 87) ) (page A4) (layers (0 F.Cu signal) (31 B.Cu signal) (32 B.Adhes user) (33 F.Adhes user) (34 B.Paste user hide) (35 F.Paste user) (36 B.SilkS user) (37 F.SilkS user) (38 B.Mask user) (39 F.Mask user hide) (40 Dwgs.User user) (41 Cmts.User user) (42 Eco1.User user) (43 Eco2.User user) (44 Edge.Cuts user) (45 Margin user) (46 B.CrtYd user) (47 F.CrtYd user) (48 B.Fab user) (49 F.Fab user) ) (setup (last_trace_width 0.25) (user_trace_width 0.5) (user_trace_width 1) (user_trace_width 1.5) (user_trace_width 2) (trace_clearance 0.2) (zone_clearance 0.508) (zone_45_only no) (trace_min 0.2) (segment_width 0.2) (edge_width 0.15) (via_size 1) (via_drill 0.6) (via_min_size 0.4) (via_min_drill 0.3) (uvia_size 0.3) (uvia_drill 0.1) (uvias_allowed no) (uvia_min_size 0.2) (uvia_min_drill 0.1) (pcb_text_width 0.3) (pcb_text_size 1.5 1.5) (mod_edge_width 0.15) (mod_text_size 1 1) (mod_text_width 0.15) (pad_size 1 1) (pad_drill 0.6) (pad_to_mask_clearance 0.2) (aux_axis_origin 146 88) (visible_elements FFFEFB7F) (pcbplotparams (layerselection 0x010f8_ffffffff) (usegerberextensions true) (excludeedgelayer true) (linewidth 0.100000) (plotframeref false) (viasonmask false) (mode 1) (useauxorigin true) (hpglpennumber 1) (hpglpenspeed 20) (hpglpendiameter 15) (psnegative false) (psa4output false) (plotreference true) (plotvalue false) (plotinvisibletext false) (padsonsilk false) (subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 0) (scaleselection 1) (outputdirectory output/)) ) (net 0 "") (net 1 +5V) (net 2 GND) (net 3 +3.3V) (net 4 "Net-(C4-Pad1)") (net 5 "Net-(C5-Pad1)") (net 6 /HALL_SUPPLY) (net 7 "Net-(D1-Pad2)") (net 8 /LED0) (net 9 "Net-(D2-Pad2)") (net 10 /LED1) (net 11 "Net-(D3-Pad2)") (net 12 /LED2) (net 13 /ENA_COM) (net 14 /ENA) (net 15 /STEP_COM) (net 16 /STEP) (net 17 /DIR_COM) (net 18 /DIR) (net 19 /DIR_I) (net 20 /STEP_I) (net 21 /ENA_I) (net 22 /H_A) (net 23 /L_A) (net 24 /H_B) (net 25 /L_B) (net 26 /H_C) (net 27 /L_C) (net 28 /MEAS_BUS) (net 29 /HALL_C) (net 30 /HALL_B) (net 31 /HALL_A) (net 32 /USART_RX) (net 33 /USART_TX) (net 34 /SWDIO) (net 35 /SWCLK) (net 36 "Net-(R14-Pad1)") (net 37 /ENC_SUPPLY) (net 38 /ENC_B_3V3) (net 39 /ENC_A_3V3) (net 40 /DIR_3V3) (net 41 /STEP_3V3) (net 42 /ENA_3V3) (net 43 /ERROR_OUT) (net 44 /STATUS_OUT) (net 45 "Net-(IC1-Pad1)") (net 46 /USART2_TX) (net 47 /USART2_RX) (net 48 /ZM) (net 49 /ZP) (net 50 /BM) (net 51 /BP) (net 52 /AM) (net 53 /AP) (net 54 "Net-(P10-Pad3)") (net 55 "Net-(P10-Pad2)") (net 56 "Net-(P10-Pad1)") (net 57 "Net-(R2-Pad1)") (net 58 "Net-(R3-Pad1)") (net 59 /2V5REF) (net 60 "Net-(R11-Pad1)") (net 61 "Net-(R20-Pad1)") (net 62 /ENC_Z_3V3) (net 63 "Net-(P10-Pad4)") (net 64 "Net-(DD1-Pad6)") (net 65 "Net-(DD1-Pad7)") (net 66 "Net-(DD1-Pad8)") (net 67 "Net-(DD1-Pad9)") (net 68 "Net-(DD1-Pad10)") (net 69 "Net-(DD1-Pad14)") (net 70 "Net-(DD1-Pad15)") (net 71 "Net-(DD1-Pad16)") (net 72 "Net-(DD1-Pad17)") (net 73 "Net-(DD1-Pad18)") (net 74 "Net-(P5-Pad3)") (net 75 "Net-(P5-Pad4)") (net 76 "Net-(U2-Pad18)") (net 77 "Net-(U2-Pad19)") (net 78 "Net-(U2-Pad25)") (net 79 /TDI) (net 80 "Net-(U2-Pad39)") (net 81 "Net-(U2-Pad40)") (net 82 "Net-(U2-Pad41)") (net 83 "Net-(U4-Pad13)") (net 84 "Net-(U4-Pad14)") (net 85 "Net-(U4-Pad15)") (net 86 "Net-(P13-Pad1)") (net_class Default "This is the default net class." (clearance 0.2) (trace_width 0.25) (via_dia 1) (via_drill 0.6) (uvia_dia 0.3) (uvia_drill 0.1) (diff_pair_gap 0.25) (diff_pair_width 0.2) (add_net +3.3V) (add_net +5V) (add_net /2V5REF) (add_net /AM) (add_net /AP) (add_net /BM) (add_net /BP) (add_net /DIR) (add_net /DIR_3V3) (add_net /DIR_COM) (add_net /DIR_I) (add_net /ENA) (add_net /ENA_3V3) (add_net /ENA_COM) (add_net /ENA_I) (add_net /ENC_A_3V3) (add_net /ENC_B_3V3) (add_net /ENC_SUPPLY) (add_net /ENC_Z_3V3) (add_net /ERROR_OUT) (add_net /HALL_A) (add_net /HALL_B) (add_net /HALL_C) (add_net /HALL_SUPPLY) (add_net /H_A) (add_net /H_B) (add_net /H_C) (add_net /LED0) (add_net /LED1) (add_net /LED2) (add_net /L_A) (add_net /L_B) (add_net /L_C) (add_net /MEAS_BUS) (add_net /STATUS_OUT) (add_net /STEP) (add_net /STEP_3V3) (add_net /STEP_COM) (add_net /STEP_I) (add_net /SWCLK) (add_net /SWDIO) (add_net /TDI) (add_net /USART2_RX) (add_net /USART2_TX) (add_net /USART_RX) (add_net /USART_TX) (add_net /ZM) (add_net /ZP) (add_net GND) (add_net "Net-(C4-Pad1)") (add_net "Net-(C5-Pad1)") (add_net "Net-(D1-Pad2)") (add_net "Net-(D2-Pad2)") (add_net "Net-(D3-Pad2)") (add_net "Net-(DD1-Pad10)") (add_net "Net-(DD1-Pad14)") (add_net "Net-(DD1-Pad15)") (add_net "Net-(DD1-Pad16)") (add_net "Net-(DD1-Pad17)") (add_net "Net-(DD1-Pad18)") (add_net "Net-(DD1-Pad6)") (add_net "Net-(DD1-Pad7)") (add_net "Net-(DD1-Pad8)") (add_net "Net-(DD1-Pad9)") (add_net "Net-(IC1-Pad1)") (add_net "Net-(P10-Pad1)") (add_net "Net-(P10-Pad2)") (add_net "Net-(P10-Pad3)") (add_net "Net-(P10-Pad4)") (add_net "Net-(P13-Pad1)") (add_net "Net-(P5-Pad3)") (add_net "Net-(P5-Pad4)") (add_net "Net-(R11-Pad1)") (add_net "Net-(R14-Pad1)") (add_net "Net-(R2-Pad1)") (add_net "Net-(R20-Pad1)") (add_net "Net-(R3-Pad1)") (add_net "Net-(U2-Pad18)") (add_net "Net-(U2-Pad19)") (add_net "Net-(U2-Pad25)") (add_net "Net-(U2-Pad39)") (add_net "Net-(U2-Pad40)") (add_net "Net-(U2-Pad41)") (add_net "Net-(U4-Pad13)") (add_net "Net-(U4-Pad14)") (add_net "Net-(U4-Pad15)") ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD26) (at 223.79 99.43) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F5DF3) (attr smd) (fp_text reference R11 (at 3.2352 -0.0144) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 60 "Net-(R11-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 52 /AM)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD2C) (at 223.79 97.525) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F5F57) (attr smd) (fp_text reference R12 (at 3.2352 -0.0906) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 60 "Net-(R11-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 59 /2V5REF)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Mounting_Holes:MountingHole_3.2mm_M3 (layer F.Cu) (tedit 58A49AE6) (tstamp 588B3168) (at 149 123) (descr "Mounting Hole 3.2mm, no annular, M3") (tags "mounting hole 3.2mm no annular m3") (fp_text reference REF** (at -8.6904 -5.8552) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3.2mm_M3 (at 0 4.2) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05)) (fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15)) (pad 1 np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask F.SilkS)) ) (module Mounting_Holes:MountingHole_3.2mm_M3 (layer F.Cu) (tedit 58A49AE6) (tstamp 588B3162) (at 149 93) (descr "Mounting Hole 3.2mm, no annular, M3") (tags "mounting hole 3.2mm no annular m3") (fp_text reference REF** (at -7.2172 -3.1348) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3.2mm_M3 (at 0 4.2) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15)) (fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05)) (pad 1 np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask F.SilkS)) ) (module Mounting_Holes:MountingHole_3.2mm_M3 (layer F.Cu) (tedit 58A49AE6) (tstamp 588B315C) (at 164 108) (descr "Mounting Hole 3.2mm, no annular, M3") (tags "mounting hole 3.2mm no annular m3") (fp_text reference REF** (at -22.268 0.6612) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3.2mm_M3 (at 0 4.2) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05)) (fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15)) (pad 1 np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask F.SilkS)) ) (module Mounting_Holes:MountingHole_3.2mm_M3 (layer F.Cu) (tedit 58A49AE6) (tstamp 588B3156) (at 214 108) (descr "Mounting Hole 3.2mm, no annular, M3") (tags "mounting hole 3.2mm no annular m3") (fp_text reference REF** (at 3.4748 19.3048) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3.2mm_M3 (at 0 4.2) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15)) (fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05)) (pad 1 np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask F.SilkS)) ) (module Mounting_Holes:MountingHole_3.2mm_M3 (layer F.Cu) (tedit 58A49AE6) (tstamp 588B3150) (at 241 123) (descr "Mounting Hole 3.2mm, no annular, M3") (tags "mounting hole 3.2mm no annular m3") (fp_text reference REF** (at 10.6632 0.2408) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3.2mm_M3 (at 0 4.2) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05)) (fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15)) (pad 1 np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask F.SilkS)) ) (module Mounting_Holes:MountingHole_3.2mm_M3 (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4F1B) (at 241 93) (descr "Mounting Hole 3.2mm, no annular, M3") (tags "mounting hole 3.2mm no annular m3") (fp_text reference REF** (at 6.0912 -9.0276) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3.2mm_M3 (at 0 4.2) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3.2 0) (layer Cmts.User) (width 0.15)) (fp_circle (center 0 0) (end 3.45 0) (layer F.CrtYd) (width 0.05)) (pad 1 np_thru_hole circle (at 0 0) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask F.SilkS)) ) (module LEDs:LED-0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAC4B) (at 222.2 91.048 90) (descr "LED 0805 smd package") (tags "LED 0805 SMD") (path /562ACE41) (attr smd) (fp_text reference D1 (at -2.746 0 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value LED (at 0 1.75 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 0.75) (end 1.1 0.75) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6 -0.75) (end 1.1 -0.75) (layer F.SilkS) (width 0.15)) (fp_line (start -0.1 0.15) (end -0.1 -0.1) (layer F.SilkS) (width 0.15)) (fp_line (start -0.1 -0.1) (end -0.25 0.05) (layer F.SilkS) (width 0.15)) (fp_line (start -0.35 -0.35) (end -0.35 0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 0) (end 0.35 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.35 0) (end 0 -0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -0.35) (end 0 0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 0.35) (end -0.35 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9 -0.95) (end 1.9 0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.9 0.95) (end -1.9 0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.9 0.95) (end -1.9 -0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.9 -0.95) (end 1.9 -0.95) (layer F.CrtYd) (width 0.05)) (pad 2 smd rect (at 1.04902 0 270) (size 1.19888 1.19888) (layers F.Cu F.Paste F.Mask) (net 7 "Net-(D1-Pad2)")) (pad 1 smd rect (at -1.04902 0 270) (size 1.19888 1.19888) (layers F.Cu F.Paste F.Mask) (net 8 /LED0)) (model LEDs.3dshapes/LED_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module LEDs:LED-0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAC51) (at 217.12 91.048 90) (descr "LED 0805 smd package") (tags "LED 0805 SMD") (path /562ACF1B) (attr smd) (fp_text reference D2 (at -3 -0.127 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value LED (at 0 1.75 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 0.75) (end 1.1 0.75) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6 -0.75) (end 1.1 -0.75) (layer F.SilkS) (width 0.15)) (fp_line (start -0.1 0.15) (end -0.1 -0.1) (layer F.SilkS) (width 0.15)) (fp_line (start -0.1 -0.1) (end -0.25 0.05) (layer F.SilkS) (width 0.15)) (fp_line (start -0.35 -0.35) (end -0.35 0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 0) (end 0.35 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.35 0) (end 0 -0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -0.35) (end 0 0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 0.35) (end -0.35 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9 -0.95) (end 1.9 0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.9 0.95) (end -1.9 0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.9 0.95) (end -1.9 -0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.9 -0.95) (end 1.9 -0.95) (layer F.CrtYd) (width 0.05)) (pad 2 smd rect (at 1.04902 0 270) (size 1.19888 1.19888) (layers F.Cu F.Paste F.Mask) (net 9 "Net-(D2-Pad2)")) (pad 1 smd rect (at -1.04902 0 270) (size 1.19888 1.19888) (layers F.Cu F.Paste F.Mask) (net 10 /LED1)) (model LEDs.3dshapes/LED_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module LEDs:LED-0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAC57) (at 212.04 91.048 90) (descr "LED 0805 smd package") (tags "LED 0805 SMD") (path /562ACF67) (attr smd) (fp_text reference D3 (at -3 0 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value LED (at 0 1.75 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 0.75) (end 1.1 0.75) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6 -0.75) (end 1.1 -0.75) (layer F.SilkS) (width 0.15)) (fp_line (start -0.1 0.15) (end -0.1 -0.1) (layer F.SilkS) (width 0.15)) (fp_line (start -0.1 -0.1) (end -0.25 0.05) (layer F.SilkS) (width 0.15)) (fp_line (start -0.35 -0.35) (end -0.35 0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 0) (end 0.35 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.35 0) (end 0 -0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -0.35) (end 0 0.35) (layer F.SilkS) (width 0.15)) (fp_line (start 0 0.35) (end -0.35 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9 -0.95) (end 1.9 0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.9 0.95) (end -1.9 0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.9 0.95) (end -1.9 -0.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.9 -0.95) (end 1.9 -0.95) (layer F.CrtYd) (width 0.05)) (pad 2 smd rect (at 1.04902 0 270) (size 1.19888 1.19888) (layers F.Cu F.Paste F.Mask) (net 11 "Net-(D3-Pad2)")) (pad 1 smd rect (at -1.04902 0 270) (size 1.19888 1.19888) (layers F.Cu F.Paste F.Mask) (net 12 /LED2)) (model LEDs.3dshapes/LED_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACA2) (at 223.47 112.765 90) (descr "Through hole pin header") (tags "pin header") (path /562B2EC3) (fp_text reference P2 (at -0.0618 -2.49 90) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 0 -3.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 +5V)) (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 37 /ENC_SUPPLY)) (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 3 +3.3V)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03_Pitch2.54mm.wrl (at (xyz 0 -0.1 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x06 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACAC) (at 168.86 124.195 270) (descr "Through hole pin header") (tags "pin header") (path /562CAF01) (fp_text reference P3 (at -0.0127 15.0876 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X06 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 14.45) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 14.45) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 14.45) (end 1.75 14.45) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.27 1.27) (end 1.27 13.97) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 13.97) (end -1.27 13.97) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 13.97) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 17 /DIR_COM)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 19 /DIR_I)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 15 /STEP_COM)) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 20 /STEP_I)) (pad 5 thru_hole oval (at 0 10.16 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 13 /ENA_COM)) (pad 6 thru_hole oval (at 0 12.7 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 21 /ENA_I)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x06_Pitch2.54mm.wrl (at (xyz 0 -0.25 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x08 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACB8) (at 173.94 109.26 90) (descr "Through hole pin header") (tags "pin header") (path /562A9C7D) (fp_text reference P4 (at 2.6308 -0.204 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X08 (at 0 -3.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 19.55) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 19.55) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 19.55) (end 1.75 19.55) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.27 1.27) (end 1.27 19.05) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 19.05) (end -1.27 19.05) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 19.05) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 22 /H_A)) (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 23 /L_A)) (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 24 /H_B)) (pad 4 thru_hole oval (at 0 7.62 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 25 /L_B)) (pad 5 thru_hole oval (at 0 10.16 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 26 /H_C)) (pad 6 thru_hole oval (at 0 12.7 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 27 /L_C)) (pad 7 thru_hole oval (at 0 15.24 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 +5V)) (pad 8 thru_hole oval (at 0 17.78 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x08_Pitch2.54mm.wrl (at (xyz 0 -0.35 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x04 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACC0) (at 204.42 109.26 270) (descr "Through hole pin header") (tags "pin header") (path /562AB1AB) (fp_text reference P5 (at -0.3448 -2.9456) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 9.4) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 8.89) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 28 /MEAS_BUS)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 74 "Net-(P5-Pad3)")) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 75 "Net-(P5-Pad4)")) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x04_Pitch2.54mm.wrl (at (xyz 0 -0.15 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x04 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACD1) (at 170.13 114.67 180) (descr "Through hole pin header") (tags "pin header") (path /562B1330) (fp_text reference P7 (at 0.2667 -3.0734 -90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 0 -3.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 9.4) (end 1.75 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 8.89) (end 1.27 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 3 +3.3V)) (pad 3 thru_hole oval (at 0 5.08 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 32 /USART_RX)) (pad 4 thru_hole oval (at 0 7.62 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 33 /USART_TX)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x04_Pitch2.54mm.wrl (at (xyz 0 -0.15 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACEA) (at 155.21 121.655) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562B644A) (attr smd) (fp_text reference R1 (at -0.1905 1.778) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 45 "Net-(IC1-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 21 /ENA_I)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACF0) (at 159.97 121.655) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562C394E) (attr smd) (fp_text reference R2 (at -0.0635 1.524) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 57 "Net-(R2-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 20 /STEP_I)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACF6) (at 165.05 121.655) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562C3A95) (attr smd) (fp_text reference R3 (at -0.127 1.651) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 58 "Net-(R3-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 19 /DIR_I)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BACFC) (at 232.36 116.26 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F82B2) (attr smd) (fp_text reference R4 (at -0.2752 2.0312 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 1K (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 59 /2V5REF)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 37 /ENC_SUPPLY)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD02) (at 232.36 119.75 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F847B) (attr smd) (fp_text reference R5 (at 0.1668 1.9804 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 1K (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 59 /2V5REF)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD08) (at 224.74 119.75 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562AE5D5) (attr smd) (fp_text reference R6 (at -7.758 -0.0008 180) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 31 /HALL_A)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 6 /HALL_SUPPLY)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD0E) (at 227.28 119.75 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562AE709) (attr smd) (fp_text reference R7 (at -7.9104 -0.2548 180) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 30 /HALL_B)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 6 /HALL_SUPPLY)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD14) (at 163.018 96.956 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562B5CB1) (attr smd) (fp_text reference R8 (at 2.6204 -0.0516 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 14 /ENA)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD1A) (at 160.478 99.684 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562C393B) (attr smd) (fp_text reference R9 (at 2.2225 -0.0635 -180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 16 /STEP)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD20) (at 166.6088 91.186 180) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562C3A82) (attr smd) (fp_text reference R10 (at 0.6968 1.8804) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 18 /DIR)) (pad 2 smd rect (at 0.95 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD32) (at 229.82 119.75 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562AE768) (attr smd) (fp_text reference R13 (at -7.6564 0.8628 180) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 29 /HALL_C)) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 6 /HALL_SUPPLY)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD38) (at 223.79 104.51) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F6027) (attr smd) (fp_text reference R14 (at 3.2352 0.0872 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 36 "Net-(R14-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 50 /BM)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD3E) (at 223.79 102.605) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F612D) (attr smd) (fp_text reference R15 (at 3.1844 -0.0398) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 36 "Net-(R14-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 59 /2V5REF)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD44) (at 176.988 93.588) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562AA08B) (attr smd) (fp_text reference R16 (at 1.1168 -1.6908 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 86 "Net-(P13-Pad1)")) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD4A) (at 224.6384 90.6772 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562AD0DF) (attr smd) (fp_text reference R17 (at -0.127 1.857 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 7 "Net-(D1-Pad2)")) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD50) (at 219.6092 90.794 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562AD077) (attr smd) (fp_text reference R18 (at -2.873 0 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 9 "Net-(D2-Pad2)")) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD56) (at 214.58 90.728 90) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /562ACFE4) (attr smd) (fp_text reference R19 (at -3 0 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value R (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 11 "Net-(D3-Pad2)")) (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module acronet:SOT223_S (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD5E) (at 185.37 118.7848 90) (descr "Smal Outline Transistor SOT-223 Simple SilkScreen (SMD)") (tags "SMALL OUTLINE TRANSISTOR") (path /562A9DDA) (attr smd) (fp_text reference U1 (at 0 -5.7 90) (layer B.SilkS) hide (effects (font (size 1 1) (thickness 0.2))) ) (fp_text value NCP1117ST33T3G (at 0 6 90) (layer B.SilkS) hide (effects (font (size 1 1) (thickness 0.2))) ) (fp_line (start 3.275 -1.775) (end 3.275 1.775) (layer F.SilkS) (width 0.15)) (fp_line (start 3.275 1.775) (end -3.275 1.775) (layer F.SilkS) (width 0.15)) (fp_line (start -3.275 1.775) (end -3.275 -1.775) (layer F.SilkS) (width 0.15)) (fp_line (start -3.275 -1.775) (end 3.275 -1.775) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.3 3.1 90) (size 1.2 2.2) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 2 smd rect (at 0 3.1 90) (size 1.2 2.2) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 3 smd rect (at 2.3 3.1 90) (size 1.2 2.2) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 4 smd rect (at 0 -3.1 90) (size 3.6 2.2) (layers F.Cu F.Paste F.Mask)) (model ${KISYS3DMOD}/TO_SOT_Packages_SMD.3dshapes/SOT-223.wrl (at (xyz 0 0 0)) (scale (xyz 0.4 0.4 0.4)) (rotate (xyz 0 0 0)) ) ) (module Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm (layer F.Cu) (tedit 58A49AE6) (tstamp 562BAD92) (at 189.23 100.33 270) (descr "48 LEAD LQFP 7x7mm (see MICREL LQFP7x7-48LD-PL-1.pdf)") (tags "QFP 0.5") (path /562A9BF0) (attr smd) (fp_text reference U2 (at -0.33 -0.77) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value STM32F103C8 (at 0.127 0.1905 270) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -5.25 -5.25) (end -5.25 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start 5.25 -5.25) (end 5.25 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -5.25 -5.25) (end 5.25 -5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -5.25 5.25) (end 5.25 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.625 -3.625) (end -3.625 -3.1) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 -3.625) (end 3.625 -3.1) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 3.625) (end 3.625 3.1) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 3.625) (end -3.625 3.1) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 -3.625) (end -3.1 -3.625) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 3.625) (end -3.1 3.625) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 3.625) (end 3.1 3.625) (layer F.SilkS) (width 0.15)) (fp_line (start 3.625 -3.625) (end 3.1 -3.625) (layer F.SilkS) (width 0.15)) (fp_line (start -3.625 -3.1) (end -5 -3.1) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -4.35 -2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at -4.35 -2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 8 /LED0)) (pad 3 smd rect (at -4.35 -1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 10 /LED1)) (pad 4 smd rect (at -4.35 -1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 12 /LED2)) (pad 5 smd rect (at -4.35 -0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 4 "Net-(C4-Pad1)")) (pad 6 smd rect (at -4.35 -0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 5 "Net-(C5-Pad1)")) (pad 7 smd rect (at -4.35 0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 86 "Net-(P13-Pad1)")) (pad 8 smd rect (at -4.35 0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 9 smd rect (at -4.35 1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 10 smd rect (at -4.35 1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 39 /ENC_A_3V3)) (pad 11 smd rect (at -4.35 2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 38 /ENC_B_3V3)) (pad 12 smd rect (at -4.35 2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 46 /USART2_TX)) (pad 13 smd rect (at -2.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 47 /USART2_RX)) (pad 14 smd rect (at -2.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 28 /MEAS_BUS)) (pad 15 smd rect (at -1.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 42 /ENA_3V3)) (pad 16 smd rect (at -1.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 41 /STEP_3V3)) (pad 17 smd rect (at -0.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 40 /DIR_3V3)) (pad 18 smd rect (at -0.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 76 "Net-(U2-Pad18)")) (pad 19 smd rect (at 0.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 77 "Net-(U2-Pad19)")) (pad 20 smd rect (at 0.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 21 smd rect (at 1.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 33 /USART_TX)) (pad 22 smd rect (at 1.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 32 /USART_RX)) (pad 23 smd rect (at 2.25 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 24 smd rect (at 2.75 4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 25 smd rect (at 4.35 2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 78 "Net-(U2-Pad25)")) (pad 26 smd rect (at 4.35 2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 23 /L_A)) (pad 27 smd rect (at 4.35 1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 25 /L_B)) (pad 28 smd rect (at 4.35 1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 27 /L_C)) (pad 29 smd rect (at 4.35 0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 22 /H_A)) (pad 30 smd rect (at 4.35 0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 24 /H_B)) (pad 31 smd rect (at 4.35 -0.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 26 /H_C)) (pad 32 smd rect (at 4.35 -0.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 43 /ERROR_OUT)) (pad 33 smd rect (at 4.35 -1.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 44 /STATUS_OUT)) (pad 34 smd rect (at 4.35 -1.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 34 /SWDIO)) (pad 35 smd rect (at 4.35 -2.25 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 36 smd rect (at 4.35 -2.75 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 37 smd rect (at 2.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 35 /SWCLK)) (pad 38 smd rect (at 2.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 79 /TDI)) (pad 39 smd rect (at 1.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 80 "Net-(U2-Pad39)")) (pad 40 smd rect (at 1.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 81 "Net-(U2-Pad40)")) (pad 41 smd rect (at 0.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 82 "Net-(U2-Pad41)")) (pad 42 smd rect (at 0.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 31 /HALL_A)) (pad 43 smd rect (at -0.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 30 /HALL_B)) (pad 44 smd rect (at -0.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 45 smd rect (at -1.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 29 /HALL_C)) (pad 46 smd rect (at -1.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 62 /ENC_Z_3V3)) (pad 47 smd rect (at -2.25 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 48 smd rect (at -2.75 -4.35) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (model Housings_QFP.3dshapes/LQFP-48_7x7mm_Pitch0.5mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeC_EIA-6032_Reflow (layer F.Cu) (tedit 58A49AE6) (tstamp 562CAA1E) (at 192.1772 118.226 90) (descr "Tantal Cap. , Size C, EIA-6032, Reflow") (tags "Tantal Capacitor Size-C EIA-6032 Reflow") (path /562CB9E7) (attr smd) (fp_text reference C11 (at -5.2688 0.1008 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP2 (at 0 2.9 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 4 -2) (end -4 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4 -2) (end -4 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4 2) (end 4 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4 2) (end 4 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3 1.7) (end -3.5 1.7) (layer F.SilkS) (width 0.15)) (fp_line (start 3 -1.7) (end -3.5 -1.7) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 2.47 0 90) (size 2.37 2.23) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -2.47 0 90) (size 2.37 2.23) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeC_EIA-6032_Reflow.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDBD) (at 184.2524 113.5524 180) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AB863) (attr smd) (fp_text reference C1 (at 0.3564 1.7416 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDC2) (at 190.45 112.289) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AB8FF) (attr smd) (fp_text reference C2 (at 3.1488 0.2838) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDC7) (at 196.9397 106.1676 180) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AB935) (attr smd) (fp_text reference C3 (at 0 1.4688 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDCC) (at 201.372 89.778) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AA19F) (attr smd) (fp_text reference C4 (at -0.1532 1.7128) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 4 "Net-(C4-Pad1)")) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDD1) (at 179.02 90.032 180) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AA1DA) (attr smd) (fp_text reference C5 (at 3.4544 0.0635 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 5 "Net-(C5-Pad1)")) (pad 2 smd rect (at 1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDD6) (at 181.56 93.842) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AB984) (attr smd) (fp_text reference C6 (at 3.4028 0.4936) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDDB) (at 221.692 120.234 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562B3C99) (attr smd) (fp_text reference C7 (at -1.6668 1.6772 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 6 /HALL_SUPPLY)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDE0) (at 181.61 103.886 180) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AB9BC) (attr smd) (fp_text reference C8 (at 0 -2.3 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDE5) (at 197.6128 98.644 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562AB9F9) (attr smd) (fp_text reference C9 (at -1.1588 1.8804 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDEA) (at 158.4968 114.416 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562CC87A) (attr smd) (fp_text reference C10 (at -4.445 0.3683 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDEF) (at 172.416 93.62 180) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562CC429) (attr smd) (fp_text reference C12 (at 0.0008 -1.3252 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 562CFDF4) (at 219.0764 104.3432 180) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562CC4EF) (attr smd) (fp_text reference C13 (at -0.0889 -1.7399 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0 180) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A30A) (at 241.6564 116.194 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /57262549) (attr smd) (fp_text reference C15 (at -3.0116 0.0008) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 37 /ENC_SUPPLY)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A310) (at 167.336 93.588) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5726BD38) (attr smd) (fp_text reference C16 (at -3.5568 -0.9288) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A316) (at 195.022 118.6832 90) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5726C050) (attr smd) (fp_text reference C17 (at 0.0508 2.4638 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 2 smd rect (at 1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SSOP:SSOP-24_5.3x8.2mm_Pitch0.65mm (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A332) (at 169.495 100.065) (descr "24-Lead Plastic Shrink Small Outline (SS)-5.30 mm Body [SSOP] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SSOP 0.65") (path /572666EB) (attr smd) (fp_text reference DD1 (at 0.0508 0.935) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value SN74LVC8T245 (at 0 5.25) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.75 -4.5) (end -4.75 4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.75 -4.5) (end 4.75 4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.75 -4.5) (end 4.75 -4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.75 4.5) (end 4.75 4.5) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.875 -4.325) (end -2.875 -4.025) (layer F.SilkS) (width 0.15)) (fp_line (start 2.875 -4.325) (end 2.875 -4.025) (layer F.SilkS) (width 0.15)) (fp_line (start 2.875 4.325) (end 2.875 4.025) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 4.325) (end -2.875 4.025) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 -4.325) (end 2.875 -4.325) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 4.325) (end 2.875 4.325) (layer F.SilkS) (width 0.15)) (fp_line (start -2.875 -4.025) (end -4.475 -4.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.6 -3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 2 smd rect (at -3.6 -2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 3 smd rect (at -3.6 -2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 14 /ENA)) (pad 4 smd rect (at -3.6 -1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 16 /STEP)) (pad 5 smd rect (at -3.6 -0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 18 /DIR)) (pad 6 smd rect (at -3.6 -0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 64 "Net-(DD1-Pad6)")) (pad 7 smd rect (at -3.6 0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 65 "Net-(DD1-Pad7)")) (pad 8 smd rect (at -3.6 0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 66 "Net-(DD1-Pad8)")) (pad 9 smd rect (at -3.6 1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 67 "Net-(DD1-Pad9)")) (pad 10 smd rect (at -3.6 2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 68 "Net-(DD1-Pad10)")) (pad 11 smd rect (at -3.6 2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 12 smd rect (at -3.6 3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 13 smd rect (at 3.6 3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 14 smd rect (at 3.6 2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 69 "Net-(DD1-Pad14)")) (pad 15 smd rect (at 3.6 2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 70 "Net-(DD1-Pad15)")) (pad 16 smd rect (at 3.6 1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 71 "Net-(DD1-Pad16)")) (pad 17 smd rect (at 3.6 0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 72 "Net-(DD1-Pad17)")) (pad 18 smd rect (at 3.6 0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 73 "Net-(DD1-Pad18)")) (pad 19 smd rect (at 3.6 -0.325) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 40 /DIR_3V3)) (pad 20 smd rect (at 3.6 -0.975) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 41 /STEP_3V3)) (pad 21 smd rect (at 3.6 -1.625) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 42 /ENA_3V3)) (pad 22 smd rect (at 3.6 -2.275) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 23 smd rect (at 3.6 -2.925) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 24 smd rect (at 3.6 -3.575) (size 1.75 0.45) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (model Housings_SSOP.3dshapes/SSOP-24_5.3x8.2mm_Pitch0.65mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A338) (at 223.79 109.59) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F6237) (attr smd) (fp_text reference R20 (at -3.1496 -0.0127) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 0 (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 61 "Net-(R20-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 48 /ZM)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A33E) (at 223.79 107.685) (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)") (tags "resistor 0805") (path /587F6DBE) (attr smd) (fp_text reference R21 (at -3.175 -0.0635) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 2.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.6 -1) (end 1.6 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -1) (end -1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.6 -1) (end 1.6 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 61 "Net-(R20-Pad1)")) (pad 2 smd rect (at 0.95 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (net 59 /2V5REF)) (model Resistors_SMD.3dshapes/R_0805.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Crystals:Crystal_HC49-SD_SMD (layer F.Cu) (tedit 58A49AE6) (tstamp 5725A691) (at 190 91 180) (descr "Crystal, Quarz, HC49-SD, SMD,") (tags "Crystal, Quarz, HC49-SD, SMD,") (path /562AA11F) (attr smd) (fp_text reference X1 (at 0 -2 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CRYSTAL (at 2.54 5.08 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 0.8509 0) (layer F.Adhes) (width 0.381)) (fp_circle (center 0 0) (end 0.50038 0) (layer F.Adhes) (width 0.381)) (fp_circle (center 0 0) (end 0.14986 0.0508) (layer F.Adhes) (width 0.381)) (fp_line (start -5.84962 2.49936) (end 5.84962 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 5.84962 -2.49936) (end -5.84962 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 5.84962 2.49936) (end 5.84962 1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 5.84962 -2.49936) (end 5.84962 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start -5.84962 2.49936) (end -5.84962 1.651) (layer F.SilkS) (width 0.15)) (fp_line (start -5.84962 -2.49936) (end -5.84962 -1.651) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -4.84886 0 180) (size 5.6007 2.10058) (layers F.Cu F.Paste F.Mask) (net 4 "Net-(C4-Pad1)")) (pad 2 smd rect (at 4.84886 0 180) (size 5.6007 2.10058) (layers F.Cu F.Paste F.Mask) (net 5 "Net-(C5-Pad1)")) (model ${KISYS3DMOD}/Crystals.3dshapes/Crystal_SMD_HC49-SD-2pin.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725AA7F) (at 223.47 115.94 90) (descr "Through hole pin header") (tags "pin header") (path /57264900) (fp_text reference P8 (at 0.1397 -2.4384 90) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 0 -3.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 +5V)) (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 6 /HALL_SUPPLY)) (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 3 +3.3V)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03_Pitch2.54mm.wrl (at (xyz 0 -0.1 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module jst-ph:jst-ph-JST-PH4 (layer F.Cu) (tedit 58A49AE6) (tstamp 5725F2E2) (at 201.2196 100.8463 270) (path /562B0392) (attr virtual) (fp_text reference P9 (at 2.0508 2.4257 270) (layer B.SilkS) hide (effects (font (size 1.27 1.27) (thickness 0.0889)) (justify mirror)) ) (fp_text value CONN_01X04 (at 3.53314 2.86258 270) (layer B.SilkS) (effects (font (size 1.27 1.27) (thickness 0.0889))) ) (fp_line (start -4.94792 1.69926) (end -1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -1.94818 1.69926) (end 1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start 1.94818 1.69926) (end 4.94792 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -2.79908) (end 4.94792 -2.79908) (layer F.SilkS) (width 0.127)) (fp_line (start 4.94792 -2.79908) (end 4.94792 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.94792 -0.59944) (end 4.94792 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start 4.94792 0.29972) (end 4.94792 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -2.79908) (end -4.94792 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -0.59944) (end -4.94792 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 0.29972) (end -4.94792 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 -2.19964) (end 4.34848 -2.19964) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 -2.19964) (end -4.34848 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 -0.59944) (end -4.34848 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 0.29972) (end -4.34848 1.09982) (layer F.SilkS) (width 0.127)) (fp_line (start -4.34848 1.09982) (end -1.94818 1.09982) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 -2.19964) (end 4.34848 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 -0.59944) (end 4.34848 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 0.29972) (end 4.34848 1.09982) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 0.29972) (end -4.34848 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -4.94792 -0.59944) (end -4.34848 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 -0.59944) (end 4.94792 -0.59944) (layer F.SilkS) (width 0.127)) (fp_line (start 4.34848 0.29972) (end 4.94792 0.29972) (layer F.SilkS) (width 0.127)) (fp_line (start -1.94818 1.09982) (end -1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start 1.94818 1.09982) (end 1.94818 1.69926) (layer F.SilkS) (width 0.127)) (fp_line (start 1.94818 1.09982) (end 4.34848 1.09982) (layer F.SilkS) (width 0.127)) (pad 1 thru_hole circle (at 2.99974 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 34 /SWDIO)) (pad 2 thru_hole circle (at 0.99822 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 35 /SWCLK)) (pad 3 thru_hole circle (at -0.99822 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 3 +3.3V)) (pad 4 thru_hole circle (at -2.99974 0 270) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (model ${KISYS3DMOD}/misc/conn_jst-ph/b4b-ph-kl.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Opto-Devices:Optocoupler_SMD_HandSoldering_KPC357_LTV35x_PC357_SingleChannel (layer F.Cu) (tedit 58A49AE6) (tstamp 57D1C208) (at 154.89 114.162 90) (descr "Optocoupler, SMD, Single Channel, Hand Soldering, like KPC357, LTV35x, PC357") (tags "Optocoupler Single Channel KPC357 LTV35x PC357") (path /57D25E18) (fp_text reference IC1 (at 0.162 0.11 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value PC817 (at 1.27 3.81 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.50114 -1.80086) (end -1.50114 -1.09982) (layer F.SilkS) (width 0.15)) (fp_line (start -1.50114 -1.09982) (end -2.30124 -1.09982) (layer F.SilkS) (width 0.15)) (fp_line (start 2.30124 -1.80086) (end -2.30124 -1.80086) (layer F.SilkS) (width 0.15)) (fp_line (start -2.30124 -1.80086) (end -2.30124 1.80086) (layer F.SilkS) (width 0.15)) (fp_line (start -2.30124 1.80086) (end 2.30124 1.80086) (layer F.SilkS) (width 0.15)) (fp_line (start 2.30124 1.80086) (end 2.30124 -1.80086) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at -3.79984 1.34874 90) (size 1.99898 0.89916) (layers F.Cu F.Paste F.Mask) (net 13 /ENA_COM)) (pad 1 smd rect (at -3.79984 -1.30048 90) (size 1.99898 1.00076) (layers F.Cu F.Paste F.Mask) (net 45 "Net-(IC1-Pad1)")) (pad 4 smd rect (at 3.79984 -1.30048 90) (size 1.99898 1.00076) (layers F.Cu F.Paste F.Mask) (net 14 /ENA)) (pad 3 smd rect (at 3.79984 1.30048 90) (size 1.99898 1.00076) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model ${KISYS3DMOD}/misc/smd_dil/smd_4.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 58A49AE6) (tstamp 57D512D2) (at 181.56 97.398 270) (descr "Through hole pin header") (tags "pin header") (path /57D5278A) (fp_text reference P11 (at 2.4748 5.03) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 47 /USART2_RX)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 46 /USART2_TX)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03_Pitch2.54mm.wrl (at (xyz 0 -0.1 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x08 (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4CE3) (at 237.44 99.43) (descr "Through hole pin header") (tags "pin header") (path /587F4400) (fp_text reference P1 (at 0 -5.1) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X08 (at 0 -3.1) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 19.05) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 19.05) (end -1.27 19.05) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 19.05) (layer F.SilkS) (width 0.15)) (fp_line (start -1.75 19.55) (end 1.75 19.55) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 19.55) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end -1.75 19.55) (layer F.CrtYd) (width 0.05)) (pad 1 thru_hole rect (at 0 0) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 53 /AP)) (pad 2 thru_hole oval (at 0 2.54) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 52 /AM)) (pad 3 thru_hole oval (at 0 5.08) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 4 thru_hole oval (at 0 7.62) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 51 /BP)) (pad 5 thru_hole oval (at 0 10.16) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 50 /BM)) (pad 6 thru_hole oval (at 0 12.7) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 37 /ENC_SUPPLY)) (pad 7 thru_hole oval (at 0 15.24) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 49 /ZP)) (pad 8 thru_hole oval (at 0 17.78) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 48 /ZM)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x08.wrl (at (xyz 0 -0.35 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Straight_1x05 (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4CEE) (at 234.9 122.925 270) (descr "Through hole pin header") (tags "pin header") (path /562ADE31) (fp_text reference P6 (at 0 -5.1 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X05 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 11.43) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 11.43) (end -1.27 11.43) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 11.43) (layer F.SilkS) (width 0.15)) (fp_line (start -1.75 11.95) (end 1.75 11.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 11.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end -1.75 11.95) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 6 /HALL_SUPPLY)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 29 /HALL_C)) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 30 /HALL_B)) (pad 5 thru_hole oval (at 0 10.16 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 31 /HALL_A)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x05_Pitch2.54mm.wrl (at (xyz 0 -0.2 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module RJ45_SMD:RJ45_SMD (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4D03) (at 228.55 98.16 270) (path /587F2E66) (fp_text reference P12 (at -0.7764 -4.0632) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X08 (at 2 2 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 0 -2.54) (end 13.97 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -19.05) (end 13.97 -19.05) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -19.05) (end 0 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 13.97 -2.54) (end 13.97 -19.05) (layer F.SilkS) (width 0.15)) (pad "" np_thru_hole circle (at 12.7 -12.7 270) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS)) (pad "" np_thru_hole circle (at 1.27 -12.7 270) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS)) (pad 8 smd rect (at 11.43 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 48 /ZM)) (pad 7 smd rect (at 10.16 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 49 /ZP)) (pad 6 smd rect (at 8.89 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 37 /ENC_SUPPLY)) (pad 5 smd rect (at 7.62 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 50 /BM)) (pad 4 smd rect (at 6.35 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 51 /BP)) (pad 3 smd rect (at 5.08 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 2 smd rect (at 3.81 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 52 /AM)) (pad 1 smd rect (at 2.54 -2.54 270) (size 0.5 5) (layers F.Cu F.Paste F.Mask) (net 53 /AP)) (model ${KISYS3DMOD}/misc/rj45_tfn3_108p.wrl (at (xyz 0.2755905511811024 0.2362204724409449 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module SMD_Packages:SOIC-8-N (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4D0F) (at 162.51 115.94) (descr "Module Narrow CMS SOJ 8 pins large") (tags "CMS SOJ") (path /587EE032) (attr smd) (fp_text reference U3 (at 0 -1.27) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value SFH6755T (at 0 1.27) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.032 0.508) (end -2.54 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -2.032 -0.762) (end -2.032 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -0.762) (end -2.032 -0.762) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 2.286) (end -2.54 -2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 2.286) (end -2.54 2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -2.286) (end 2.54 2.286) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -2.286) (end 2.54 -2.286) (layer F.SilkS) (width 0.15)) (pad 8 smd rect (at -1.905 -3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 1 +5V)) (pad 7 smd rect (at -0.635 -3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 16 /STEP)) (pad 6 smd rect (at 0.635 -3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 18 /DIR)) (pad 5 smd rect (at 1.905 -3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 4 smd rect (at 1.905 3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 58 "Net-(R3-Pad1)")) (pad 3 smd rect (at 0.635 3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 17 /DIR_COM)) (pad 2 smd rect (at -0.635 3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 15 /STEP_COM)) (pad 1 smd rect (at -1.905 3.175) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 57 "Net-(R2-Pad1)")) (model SMD_Packages.3dshapes/SOIC-8-N.wrl (at (xyz 0 0 0)) (scale (xyz 0.5 0.38 0.9)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4D23) (at 215.215 98.795 270) (descr "16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /587EFDD2) (attr smd) (fp_text reference U4 (at 5.205 3.215) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value AM26LV32 (at 0 6 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.075 -5.05) (end -3.45 -5.05) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 5.075) (end 2.075 5.075) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -5.075) (end 2.075 -5.075) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 5.075) (end -2.075 4.97) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 5.075) (end 2.075 4.97) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -5.075) (end 2.075 -4.97) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -5.075) (end -2.075 -5.05) (layer F.SilkS) (width 0.15)) (fp_line (start -3.7 5.25) (end 3.7 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.7 -5.25) (end 3.7 -5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.7 -5.25) (end 3.7 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.7 -5.25) (end -3.7 5.25) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.95 -3.95) (end -0.95 -4.95) (layer F.Fab) (width 0.15)) (fp_line (start -1.95 4.95) (end -1.95 -3.95) (layer F.Fab) (width 0.15)) (fp_line (start 1.95 4.95) (end -1.95 4.95) (layer F.Fab) (width 0.15)) (fp_line (start 1.95 -4.95) (end 1.95 4.95) (layer F.Fab) (width 0.15)) (fp_line (start -0.95 -4.95) (end 1.95 -4.95) (layer F.Fab) (width 0.15)) (pad 1 smd rect (at -2.7 -4.445 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 60 "Net-(R11-Pad1)")) (pad 2 smd rect (at -2.7 -3.175 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 53 /AP)) (pad 3 smd rect (at -2.7 -1.905 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 39 /ENC_A_3V3)) (pad 4 smd rect (at -2.7 -0.635 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 5 smd rect (at -2.7 0.635 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 38 /ENC_B_3V3)) (pad 6 smd rect (at -2.7 1.905 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 51 /BP)) (pad 7 smd rect (at -2.7 3.175 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 36 "Net-(R14-Pad1)")) (pad 8 smd rect (at -2.7 4.445 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 9 smd rect (at 2.7 4.445 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 61 "Net-(R20-Pad1)")) (pad 10 smd rect (at 2.7 3.175 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 49 /ZP)) (pad 11 smd rect (at 2.7 1.905 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 62 /ENC_Z_3V3)) (pad 12 smd rect (at 2.7 0.635 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 13 smd rect (at 2.7 -0.635 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 83 "Net-(U4-Pad13)")) (pad 14 smd rect (at 2.7 -1.905 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 84 "Net-(U4-Pad14)")) (pad 15 smd rect (at 2.7 -3.175 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 85 "Net-(U4-Pad15)")) (pad 16 smd rect (at 2.7 -4.445 270) (size 1.5 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (model Housings_SOIC.3dshapes/SOIC-16_3.9x9.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module SMD_Packages:SOIC-14_N (layer F.Cu) (tedit 58A49AE6) (tstamp 587E4D35) (at 209.5 116.702) (descr "Module CMS SOJ 14 pins Large") (tags "CMS SOJ") (path /587E4283) (attr smd) (fp_text reference U5 (at 5.5364 -3.2656) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 74LS125 (at 0 1.27) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.445 0.762) (end -5.08 0.762) (layer F.SilkS) (width 0.15)) (fp_line (start -4.445 -0.508) (end -4.445 0.762) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -0.508) (end -4.445 -0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 -2.286) (end 5.08 -2.286) (layer F.SilkS) (width 0.15)) (fp_line (start -5.08 2.54) (end -5.08 -2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 2.54) (end -5.08 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 5.08 -2.286) (end 5.08 2.54) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -3.81 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 2 smd rect (at -2.54 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 39 /ENC_A_3V3)) (pad 3 smd rect (at -1.27 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 54 "Net-(P10-Pad3)")) (pad 4 smd rect (at 0 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 5 smd rect (at 1.27 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 43 /ERROR_OUT)) (pad 6 smd rect (at 2.54 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 56 "Net-(P10-Pad1)")) (pad 7 smd rect (at 3.81 3.302) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 8 smd rect (at 3.81 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 55 "Net-(P10-Pad2)")) (pad 9 smd rect (at 2.54 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 44 /STATUS_OUT)) (pad 11 smd rect (at 0 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 63 "Net-(P10-Pad4)")) (pad 12 smd rect (at -1.27 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 38 /ENC_B_3V3)) (pad 13 smd rect (at -2.54 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 14 smd rect (at -3.81 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (pad 10 smd rect (at 1.27 -3.048) (size 0.508 1.143) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (model SMD_Packages.3dshapes/SOIC-14_N.wrl (at (xyz 0 0 0)) (scale (xyz 0.5 0.4 0.5)) (rotate (xyz 0 0 0)) ) ) (module Pin_Headers:Pin_Header_Straight_1x05 (layer F.Cu) (tedit 58A49AE6) (tstamp 587E5817) (at 215.85 122.29 270) (descr "Through hole pin header") (tags "pin header") (path /58809048) (fp_text reference P10 (at 0.138 12.65 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X05 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 11.43) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 11.43) (end -1.27 11.43) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 11.43) (layer F.SilkS) (width 0.15)) (fp_line (start -1.75 11.95) (end 1.75 11.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 11.95) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end -1.75 11.95) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 56 "Net-(P10-Pad1)")) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 55 "Net-(P10-Pad2)")) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 54 "Net-(P10-Pad3)")) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 63 "Net-(P10-Pad4)")) (pad 5 thru_hole oval (at 0 10.16 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x05_Pitch2.54mm.wrl (at (xyz 0 -0.2 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 58A49AE6) (tstamp 587E798E) (at 204.4192 111.8616) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /587ED345) (attr smd) (fp_text reference C14 (at -3.81 0.2032) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.6 -0.8) (end 1.6 -0.8) (layer F.Fab) (width 0.15)) (fp_line (start 1.6 -0.8) (end 1.6 0.8) (layer F.Fab) (width 0.15)) (fp_line (start 1.6 0.8) (end -1.6 0.8) (layer F.Fab) (width 0.15)) (fp_line (start -1.6 0.8) (end -1.6 -0.8) (layer F.Fab) (width 0.15)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 GND)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +3.3V)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Pin_Headers:Pin_Header_Straight_1x02 (layer F.Cu) (tedit 58A49AE6) (tstamp 587E7FB5) (at 173.2788 89.9668 270) (descr "Through hole pin header") (tags "pin header") (path /587EF2E2) (fp_text reference P13 (at -0.2032 5.3848 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X02 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.27 3.81) (end 1.27 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start -1.27 1.27) (end -1.27 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start -1.75 4.3) (end 1.75 4.3) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.75 -1.75) (end 1.75 4.3) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.75 -1.75) (end -1.75 4.3) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.27 1.27) (end 1.27 3.81) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 2 GND)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 86 "Net-(P13-Pad1)")) (model Pin_Headers.3dshapes/Pin_Header_Straight_1x02_Pitch2.54mm.wrl (at (xyz 0 -0.05 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (gr_line (start 170.434 92.4052) (end 170.8404 92.4052) (layer F.SilkS) (width 0.2)) (gr_line (start 170.0784 92.0496) (end 171.2468 92.0496) (layer F.SilkS) (width 0.2)) (gr_line (start 171.1452 92.0496) (end 170.0784 92.0496) (layer F.SilkS) (width 0.2)) (gr_line (start 170.6372 92.0496) (end 171.1452 92.0496) (layer F.SilkS) (width 0.2)) (gr_line (start 170.6372 91.3892) (end 170.6372 92.0496) (layer F.SilkS) (width 0.2)) (gr_text "3.3V\n" (at 173.99 112.3696) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text 3.3V (at 232.5116 113.3856) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text "5V\n" (at 220.3196 114.554) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_line (start 173.3296 114.2492) (end 173.3296 114.9096) (layer F.SilkS) (width 0.2)) (gr_line (start 172.8216 115.5192) (end 172.8216 115.4176) (layer F.SilkS) (width 0.2)) (gr_line (start 172.8216 113.6904) (end 172.8216 115.5192) (layer F.SilkS) (width 0.2)) (gr_line (start 172.8216 114.554) (end 172.8216 113.6904) (layer F.SilkS) (width 0.2)) (gr_line (start 172.1104 114.554) (end 172.8216 114.554) (layer F.SilkS) (width 0.2)) (gr_line (start 205.4352 124.714) (end 205.8416 124.714) (layer F.SilkS) (width 0.2)) (gr_line (start 205.0796 124.3076) (end 206.1972 124.3076) (layer F.SilkS) (width 0.2)) (gr_line (start 205.6384 124.3076) (end 205.0796 124.3076) (layer F.SilkS) (width 0.2)) (gr_line (start 205.6384 123.7488) (end 205.6384 124.3076) (layer F.SilkS) (width 0.2)) (gr_text S (at 213.3092 124.6632) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text E (at 215.9 124.6632) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text "A\n" (at 210.7184 124.6632) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text B (at 208.2292 124.6632) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text USART (at 167.0812 114.554 90) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text DR (at 171.527 124.1 90) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text ST (at 162.5092 121.666) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_text "EN\n" (at 153.3144 124.2568) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_line (start 146 88) (end 146 126) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 88) (end 244 126) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_text "BLDC Controller REV3\n(C) Pekka Roivainen" (at 149.175 107.685 90) (layer F.SilkS) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_line (start 220 88) (end 146 88) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 88) (end 220 88) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 146 126) (end 244 126) (angle 90) (layer Edge.Cuts) (width 0.15)) (segment (start 165.836 93.588) (end 165.836 96.431) (width 0.5) (layer F.Cu) (net 1)) (segment (start 165.836 96.431) (end 165.895 96.49) (width 0.5) (layer F.Cu) (net 1)) (segment (start 165.6588 91.186) (end 165.6588 93.4108) (width 0.5) (layer F.Cu) (net 1)) (segment (start 165.6588 93.4108) (end 165.836 93.588) (width 0.5) (layer F.Cu) (net 1)) (segment (start 166.1812 115.2796) (end 167.3352 116.4336) (width 1) (layer F.Cu) (net 1)) (segment (start 160.4272 114.5464) (end 161.1604 115.2796) (width 1) (layer F.Cu) (net 1)) (segment (start 161.1604 115.2796) (end 166.1812 115.2796) (width 1) (layer F.Cu) (net 1)) (segment (start 166.1812 115.2796) (end 166.5224 115.6208) (width 1) (layer F.Cu) (net 1)) (segment (start 167.3352 116.4336) (end 172.212 116.4336) (width 1) (layer F.Cu) (net 1)) (segment (start 172.212 116.4336) (end 172.9232 115.7224) (width 1) (layer F.Cu) (net 1)) (segment (start 172.9232 115.7224) (end 185.6076 115.7224) (width 1) (layer F.Cu) (net 1)) (segment (start 185.6076 115.7224) (end 186.118801 116.233601) (width 1) (layer F.Cu) (net 1)) (segment (start 185.7524 113.5524) (end 185.7524 115.9996) (width 0.5) (layer F.Cu) (net 1)) (segment (start 185.7524 115.9996) (end 185.7248 116.0272) (width 0.5) (layer F.Cu) (net 1)) (segment (start 185.7248 116.0272) (end 185.931201 116.233601) (width 0.5) (layer F.Cu) (net 1)) (segment (start 185.931201 116.233601) (end 186.118801 116.233601) (width 0.5) (layer F.Cu) (net 1)) (segment (start 188.47 116.4848) (end 188.976 115.9788) (width 1) (layer F.Cu) (net 1)) (segment (start 188.976 115.9788) (end 188.976 112.315) (width 1) (layer F.Cu) (net 1)) (segment (start 188.976 112.315) (end 188.95 112.289) (width 1) (layer F.Cu) (net 1)) (segment (start 189.18 109.26) (end 188.976 109.464) (width 1) (layer F.Cu) (net 1)) (segment (start 188.976 109.464) (end 188.976 112.263) (width 1) (layer F.Cu) (net 1)) (segment (start 188.976 112.263) (end 188.95 112.289) (width 1) (layer F.Cu) (net 1)) (segment (start 188.47 116.4848) (end 188.97 116.4848) (width 0.5) (layer F.Cu) (net 1)) (segment (start 188.97 116.4848) (end 191.0524 118.5672) (width 0.5) (layer F.Cu) (net 1)) (segment (start 191.0524 118.5672) (end 197.8016 118.5672) (width 0.5) (layer F.Cu) (net 1)) (segment (start 188.47 116.4848) (end 189.130002 116.4848) (width 1) (layer F.Cu) (net 1)) (segment (start 197.8016 118.5672) (end 204.0644 124.83) (width 1) (layer F.Cu) (net 1)) (segment (start 204.0644 124.83) (end 217.719602 124.83) (width 1) (layer F.Cu) (net 1)) (segment (start 217.719602 124.83) (end 219.0504 123.499202) (width 1) (layer F.Cu) (net 1)) (segment (start 221.6064 115.94) (end 223.47 115.94) (width 1) (layer F.Cu) (net 1)) (segment (start 219.0504 123.499202) (end 219.0504 118.496) (width 1) (layer F.Cu) (net 1)) (segment (start 219.0504 118.496) (end 221.6064 115.94) (width 1) (layer F.Cu) (net 1)) (segment (start 223.47 112.765) (end 223.47 115.94) (width 1) (layer F.Cu) (net 1)) (segment (start 158.7968 112.916) (end 160.4272 114.5464) (width 1) (layer F.Cu) (net 1)) (segment (start 160.4272 114.0143) (end 160.4272 114.5464) (width 0.5) (layer F.Cu) (net 1)) (segment (start 160.605 112.765) (end 160.605 113.8365) (width 0.5) (layer F.Cu) (net 1)) (segment (start 160.605 113.8365) (end 160.4272 114.0143) (width 0.5) (layer F.Cu) (net 1)) (segment (start 165.895 93.647) (end 165.836 93.588) (width 0.25) (layer F.Cu) (net 1)) (segment (start 152.0452 105.8788) (end 159.002 98.922) (width 1) (layer F.Cu) (net 1)) (segment (start 159.002 98.922) (end 161.9484 95.9756) (width 1) (layer F.Cu) (net 1)) (segment (start 160.478 98.734) (end 159.19 98.734) (width 1) (layer F.Cu) (net 1)) (segment (start 159.19 98.734) (end 159.002 98.922) (width 1) (layer F.Cu) (net 1)) (segment (start 161.9484 95.9756) (end 164.336 93.588) (width 1) (layer F.Cu) (net 1)) (segment (start 161.9788 96.006) (end 161.9484 95.9756) (width 1) (layer F.Cu) (net 1)) (segment (start 163.018 96.006) (end 161.9788 96.006) (width 1) (layer F.Cu) (net 1)) (segment (start 152.0452 111.577712) (end 152.0452 105.8788) (width 1) (layer F.Cu) (net 1)) (segment (start 164.336 93.588) (end 165.836 93.588) (width 1) (layer F.Cu) (net 1)) (segment (start 158.4968 112.916) (end 153.383488 112.916) (width 1) (layer F.Cu) (net 1)) (segment (start 153.383488 112.916) (end 152.0452 111.577712) (width 1) (layer F.Cu) (net 1)) (segment (start 186.118801 116.233601) (end 186.37 116.4848) (width 1) (layer F.Cu) (net 1)) (segment (start 186.37 116.4848) (end 188.47 116.4848) (width 1) (layer F.Cu) (net 1)) (segment (start 158.4968 112.916) (end 158.7968 112.916) (width 1) (layer F.Cu) (net 1)) (segment (start 165.895 96.49) (end 165.895 97.14) (width 0.25) (layer F.Cu) (net 1)) (segment (start 220.900558 89.8652) (end 220.900558 88.949539) (width 0.5) (layer F.Cu) (net 2)) (segment (start 215.820558 89.28954) (end 215.820558 89.7636) (width 0.5) (layer F.Cu) (net 2)) (segment (start 220.900558 88.949539) (end 216.160559 88.949539) (width 0.5) (layer F.Cu) (net 2)) (segment (start 216.160559 88.949539) (end 215.820558 89.28954) (width 0.5) (layer F.Cu) (net 2)) (segment (start 209.5 118.7712) (end 209.3468 118.618) (width 0.25) (layer F.Cu) (net 2)) (segment (start 209.846799 118.118001) (end 209.3468 118.618) (width 0.5) (layer B.Cu) (net 2)) (segment (start 209.5 120.004) (end 209.5 118.7712) (width 0.25) (layer F.Cu) (net 2)) (segment (start 213.4108 116.9924) (end 210.9724 116.9924) (width 0.5) (layer B.Cu) (net 2)) (segment (start 210.9724 116.9924) (end 209.846799 118.118001) (width 0.5) (layer B.Cu) (net 2)) (via (at 209.3468 118.618) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 206.96 113.654) (end 206.96 114.7056) (width 0.5) (layer F.Cu) (net 2)) (segment (start 206.96 114.7056) (end 206.756 114.9096) (width 0.5) (layer F.Cu) (net 2)) (segment (start 206.756 114.9096) (end 204.724 114.9096) (width 0.5) (layer F.Cu) (net 2)) (segment (start 204.724 114.9096) (end 203.5556 113.7412) (width 0.5) (layer F.Cu) (net 2)) (via (at 203.5556 113.7412) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (via (at 204.724 114.9096) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 206.96 113.654) (end 206.96 112.9024) (width 0.5) (layer F.Cu) (net 2)) (segment (start 206.96 112.9024) (end 205.9192 111.8616) (width 0.5) (layer F.Cu) (net 2)) (segment (start 220.4212 123.2916) (end 223.012 123.2916) (width 0.5) (layer B.Cu) (net 2)) (segment (start 223.012 123.2916) (end 223.0628 123.3424) (width 0.5) (layer B.Cu) (net 2)) (via (at 223.0628 123.3424) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 221.7928 123.3424) (end 220.472 123.3424) (width 0.5) (layer F.Cu) (net 2)) (segment (start 220.472 123.3424) (end 220.4212 123.2916) (width 0.5) (layer F.Cu) (net 2)) (via (at 220.4212 123.2916) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 229.9716 97.6884) (end 234.3404 97.6884) (width 0.5) (layer B.Cu) (net 2)) (segment (start 234.3404 97.6884) (end 235.458 96.5708) (width 0.5) (layer B.Cu) (net 2)) (via (at 235.458 96.5708) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 226.4156 89.8652) (end 226.4156 94.1324) (width 0.5) (layer F.Cu) (net 2)) (segment (start 226.4156 94.1324) (end 229.9716 97.6884) (width 0.5) (layer F.Cu) (net 2)) (via (at 229.9716 97.6884) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (via (at 152.146 100.2284) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 160.3248 92.0496) (end 152.146 100.2284) (width 0.5) (layer B.Cu) (net 2)) (segment (start 170.7388 89.9668) (end 162.4076 89.9668) (width 0.5) (layer F.Cu) (net 2)) (segment (start 162.4076 89.9668) (end 160.3248 92.0496) (width 0.5) (layer F.Cu) (net 2)) (via (at 160.3248 92.0496) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 189.1792 122.8852) (end 189.1792 123.592306) (width 0.5) (layer F.Cu) (net 2)) (segment (start 189.1792 123.592306) (end 189.335694 123.7488) (width 0.5) (layer F.Cu) (net 2)) (segment (start 187.1472 122.8344) (end 189.1284 122.8344) (width 0.5) (layer B.Cu) (net 2)) (segment (start 189.1284 122.8344) (end 189.1792 122.8852) (width 0.5) (layer B.Cu) (net 2)) (via (at 189.1792 122.8852) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 188.47 121.0848) (end 188.47 121.5116) (width 0.5) (layer F.Cu) (net 2)) (segment (start 188.47 121.5116) (end 187.1472 122.8344) (width 0.5) (layer F.Cu) (net 2)) (via (at 187.1472 122.8344) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 191.72 109.26) (end 191.72 112.059) (width 0.5) (layer F.Cu) (net 2)) (segment (start 191.72 112.059) (end 191.95 112.289) (width 0.5) (layer F.Cu) (net 2)) (segment (start 219.1004 104.3432) (end 217.88521 104.3432) (width 0.5) (layer B.Cu) (net 2)) (segment (start 216.929012 103.387002) (end 216.429013 102.887003) (width 0.5) (layer B.Cu) (net 2)) (segment (start 215.721907 102.887003) (end 216.429013 102.887003) (width 0.5) (layer F.Cu) (net 2)) (segment (start 215.522003 102.887003) (end 215.721907 102.887003) (width 0.5) (layer F.Cu) (net 2)) (segment (start 214.58 101.495) (end 214.58 101.945) (width 0.5) (layer F.Cu) (net 2)) (segment (start 217.88521 104.3432) (end 216.929012 103.387002) (width 0.5) (layer B.Cu) (net 2)) (via (at 216.429013 102.887003) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 214.58 101.945) (end 215.522003 102.887003) (width 0.5) (layer F.Cu) (net 2)) (segment (start 156.19048 110.36216) (end 156.19048 108.79408) (width 0.25) (layer F.Cu) (net 2)) (segment (start 156.19048 108.79408) (end 155.6148 108.2184) (width 0.25) (layer F.Cu) (net 2)) (segment (start 155.6148 108.2184) (end 154.89 108.2184) (width 0.25) (layer F.Cu) (net 2)) (segment (start 156.7188 108.2184) (end 156.1084 108.8288) (width 0.25) (layer F.Cu) (net 2)) (segment (start 156.1084 108.8288) (end 156.1084 110.28008) (width 0.25) (layer F.Cu) (net 2)) (segment (start 156.1084 110.28008) (end 156.19048 110.36216) (width 0.25) (layer F.Cu) (net 2)) (segment (start 169.876 91.81) (end 175.144 91.81) (width 0.5) (layer B.Cu) (net 2)) (segment (start 175.144 91.81) (end 175.9212 91.0328) (width 0.5) (layer B.Cu) (net 2)) (segment (start 175.9212 91.0328) (end 175.9212 90.032) (width 0.5) (layer B.Cu) (net 2)) (segment (start 175.8188 89.5096) (end 174.9044 90.424) (width 0.25) (layer B.Cu) (net 2)) (segment (start 174.9044 90.424) (end 174.9044 92.1004) (width 0.25) (layer B.Cu) (net 2)) (via (at 174.9044 92.1004) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 177.52 90.032) (end 176.3412 90.032) (width 0.25) (layer F.Cu) (net 2)) (segment (start 176.3412 90.032) (end 175.8188 89.5096) (width 0.25) (layer F.Cu) (net 2)) (via (at 215.820558 89.7636) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 226.4156 89.8652) (end 220.900558 89.8652) (width 0.5) (layer B.Cu) (net 2)) (via (at 220.900558 89.8652) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 224.6384 89.7272) (end 226.2776 89.7272) (width 0.5) (layer F.Cu) (net 2)) (segment (start 226.2776 89.7272) (end 226.4156 89.8652) (width 0.5) (layer F.Cu) (net 2)) (via (at 226.4156 89.8652) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 221.5896 110.8456) (end 230.0224 110.8456) (width 0.5) (layer F.Cu) (net 2)) (segment (start 230.0224 110.8456) (end 234.0356 114.8588) (width 0.5) (layer F.Cu) (net 2)) (via (at 234.0356 114.8588) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 215.942799 116.492401) (end 221.5896 110.8456) (width 0.5) (layer F.Cu) (net 2)) (segment (start 213.910799 116.492401) (end 215.942799 116.492401) (width 0.5) (layer F.Cu) (net 2)) (segment (start 206.0448 101.2444) (end 206.0448 98.6536) (width 0.5) (layer F.Cu) (net 2)) (segment (start 206.0448 98.6536) (end 205.9432 98.552) (width 0.5) (layer F.Cu) (net 2)) (via (at 205.9432 98.552) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 204.724 99.822) (end 204.724 99.9236) (width 0.5) (layer B.Cu) (net 2)) (segment (start 204.724 99.9236) (end 206.0448 101.2444) (width 0.5) (layer B.Cu) (net 2)) (via (at 206.0448 101.2444) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 201.2196 97.84656) (end 202.74856 97.84656) (width 0.5) (layer F.Cu) (net 2)) (segment (start 202.74856 97.84656) (end 204.724 99.822) (width 0.5) (layer F.Cu) (net 2)) (via (at 204.724 99.822) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 204.42 109.26) (end 204.42 109.4124) (width 0.25) (layer F.Cu) (net 2)) (segment (start 204.42 109.4124) (end 205.9192 110.9116) (width 0.25) (layer F.Cu) (net 2)) (segment (start 205.9192 110.9116) (end 205.9192 111.8616) (width 0.25) (layer F.Cu) (net 2)) (segment (start 174.5488 97.79) (end 174.9408 97.398) (width 0.25) (layer F.Cu) (net 2)) (segment (start 174.9408 97.398) (end 176.48 97.398) (width 0.25) (layer F.Cu) (net 2)) (segment (start 173.095 97.79) (end 174.5488 97.79) (width 0.25) (layer F.Cu) (net 2)) (segment (start 183.06 93.842) (end 182.1832 93.842) (width 0.25) (layer F.Cu) (net 2)) (segment (start 182.1832 93.842) (end 181.864 93.5228) (width 0.25) (layer F.Cu) (net 2)) (via (at 181.864 93.5228) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 211.587298 112.4712) (end 213.762702 112.4712) (width 0.5) (layer F.Cu) (net 2)) (segment (start 213.762702 112.4712) (end 214.014001 112.722499) (width 0.5) (layer F.Cu) (net 2)) (segment (start 214.014001 112.722499) (end 214.014001 116.389199) (width 0.5) (layer F.Cu) (net 2)) (segment (start 214.014001 116.389199) (end 213.910799 116.492401) (width 0.5) (layer F.Cu) (net 2)) (segment (start 213.910799 116.492401) (end 213.4108 116.9924) (width 0.5) (layer F.Cu) (net 2)) (segment (start 210.77 113.654) (end 210.77 113.288498) (width 0.5) (layer F.Cu) (net 2)) (segment (start 210.77 113.288498) (end 211.587298 112.4712) (width 0.5) (layer F.Cu) (net 2)) (segment (start 221.7928 123.3424) (end 221.7928 121.8348) (width 0.5) (layer F.Cu) (net 2)) (segment (start 221.7928 121.8348) (end 221.692 121.734) (width 0.5) (layer F.Cu) (net 2)) (segment (start 217.17 119.4308) (end 221.0816 123.3424) (width 0.5) (layer B.Cu) (net 2)) (segment (start 221.0816 123.3424) (end 221.7928 123.3424) (width 0.5) (layer B.Cu) (net 2)) (via (at 221.7928 123.3424) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 213.4108 116.9924) (end 214.7316 116.9924) (width 0.5) (layer F.Cu) (net 2)) (segment (start 214.7316 116.9924) (end 217.17 119.4308) (width 0.5) (layer F.Cu) (net 2)) (via (at 217.17 119.4308) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (via (at 213.4108 116.9924) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 217.5764 104.3432) (end 219.1004 104.3432) (width 0.5) (layer F.Cu) (net 2)) (via (at 219.1004 104.3432) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 211.4296 97.8916) (end 211.4804 97.8916) (width 1) (layer B.Cu) (net 2)) (segment (start 211.4804 97.8916) (end 213.614 100.0252) (width 1) (layer B.Cu) (net 2)) (segment (start 210.77 96.095) (end 210.77 97.232) (width 1) (layer F.Cu) (net 2)) (segment (start 210.77 97.232) (end 211.4296 97.8916) (width 1) (layer F.Cu) (net 2)) (via (at 211.4296 97.8916) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 213.114001 99.525201) (end 213.614 100.0252) (width 1) (layer B.Cu) (net 2)) (segment (start 213.114001 99.525201) (end 213.114001 99.474401) (width 1) (layer B.Cu) (net 2)) (segment (start 214.58 101.495) (end 214.58 100.454998) (width 1) (layer F.Cu) (net 2)) (segment (start 214.150202 100.0252) (end 213.614 100.0252) (width 1) (layer F.Cu) (net 2)) (segment (start 214.58 100.454998) (end 214.150202 100.0252) (width 1) (layer F.Cu) (net 2)) (via (at 213.614 100.0252) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 188.48 95.98) (end 188.48 98.3012) (width 0.25) (layer F.Cu) (net 2)) (segment (start 188.48 98.3012) (end 188.3672 98.414) (width 0.25) (layer F.Cu) (net 2)) (segment (start 199.234306 100.3952) (end 199.234306 100.450094) (width 0.5) (layer B.Cu) (net 2)) (segment (start 199.2892 101.1572) (end 199.2892 100.450094) (width 0.5) (layer B.Cu) (net 2)) (segment (start 199.2892 100.450094) (end 199.234306 100.3952) (width 0.5) (layer B.Cu) (net 2)) (segment (start 197.6128 100.144) (end 198.276 100.144) (width 0.5) (layer F.Cu) (net 2)) (via (at 199.2892 101.1572) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 198.276 100.144) (end 199.2892 101.1572) (width 0.5) (layer F.Cu) (net 2)) (segment (start 199.1368 99.92) (end 199.14616 99.92) (width 0.5) (layer F.Cu) (net 2)) (segment (start 199.14616 99.92) (end 201.2196 97.84656) (width 0.5) (layer F.Cu) (net 2)) (segment (start 197.6128 100.144) (end 198.9128 100.144) (width 0.5) (layer F.Cu) (net 2)) (segment (start 198.9128 100.144) (end 199.1368 99.92) (width 0.5) (layer F.Cu) (net 2)) (segment (start 193.58 99.58) (end 192.68 99.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.228 98.532) (end 192.68 98.08) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.68 99.58) (end 192.228 99.128) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.228 99.128) (end 192.228 98.532) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.68 98.08) (end 193.58 98.08) (width 0.25) (layer F.Cu) (net 2)) (segment (start 238.553506 120.258) (end 237.8464 120.258) (width 0.5) (layer B.Cu) (net 2)) (segment (start 238.8624 120.258) (end 238.553506 120.258) (width 0.5) (layer B.Cu) (net 2)) (segment (start 240.1324 118.988) (end 238.8624 120.258) (width 0.5) (layer B.Cu) (net 2)) (via (at 237.8464 120.258) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 241.6564 117.694) (end 241.4264 117.694) (width 0.5) (layer F.Cu) (net 2)) (segment (start 241.4264 117.694) (end 240.1324 118.988) (width 0.5) (layer F.Cu) (net 2)) (via (at 240.1324 118.988) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 181.2044 112.4856) (end 181.2044 113.7556) (width 0.5) (layer B.Cu) (net 2)) (segment (start 181.2044 113.7556) (end 181.1536 113.8064) (width 0.5) (layer B.Cu) (net 2)) (via (at 181.1536 113.8064) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 182.7524 113.5524) (end 182.2712 113.5524) (width 0.5) (layer F.Cu) (net 2)) (segment (start 182.2712 113.5524) (end 181.2044 112.4856) (width 0.5) (layer F.Cu) (net 2)) (via (at 181.2044 112.4856) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 204.42 89.8796) (end 209.9572 89.8796) (width 0.5) (layer B.Cu) (net 2)) (segment (start 209.9572 89.8796) (end 210.008 89.8288) (width 0.5) (layer B.Cu) (net 2)) (via (at 210.008 89.8288) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 202.872 89.778) (end 204.3184 89.778) (width 0.5) (layer F.Cu) (net 2)) (segment (start 204.3184 89.778) (end 204.42 89.8796) (width 0.5) (layer F.Cu) (net 2)) (via (at 204.42 89.8796) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (via (at 176.1744 90.17) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 170.916 93.62) (end 170.916 92.85) (width 0.5) (layer F.Cu) (net 2)) (segment (start 170.916 92.85) (end 169.876 91.81) (width 0.5) (layer F.Cu) (net 2)) (via (at 169.876 91.81) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 157.8364 117.6672) (end 159.2588 117.6672) (width 0.5) (layer B.Cu) (net 2)) (segment (start 159.2588 117.6672) (end 159.3096 117.718) (width 0.5) (layer B.Cu) (net 2)) (via (at 159.3096 117.718) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 158.4968 115.916) (end 158.4968 117.0068) (width 0.5) (layer F.Cu) (net 2)) (segment (start 158.4968 117.0068) (end 157.8364 117.6672) (width 0.5) (layer F.Cu) (net 2)) (via (at 157.8364 117.6672) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 165.812 112.3332) (end 165.812 111.6728) (width 0.25) (layer B.Cu) (net 2)) (segment (start 165.812 111.6728) (end 166.5232 110.9616) (width 0.25) (layer B.Cu) (net 2)) (via (at 166.5232 110.9616) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 164.415 112.765) (end 165.3802 112.765) (width 0.25) (layer F.Cu) (net 2)) (segment (start 165.3802 112.765) (end 165.812 112.3332) (width 0.25) (layer F.Cu) (net 2)) (via (at 165.812 112.3332) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 191.48 104.68) (end 191.48 105.5908) (width 0.25) (layer F.Cu) (net 2)) (segment (start 191.48 105.5908) (end 192.0248 106.1356) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.0248 106.1356) (end 192.5836 106.1356) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.5836 106.1356) (end 192.6852 106.2372) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.6852 106.2372) (end 192.6852 106.288) (width 0.25) (layer B.Cu) (net 2)) (segment (start 192.6852 106.288) (end 194.2092 107.812) (width 0.25) (layer B.Cu) (net 2)) (via (at 194.2092 107.812) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 197.054 106.1356) (end 192.7868 106.1356) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.7868 106.1356) (end 192.6852 106.2372) (width 0.25) (layer F.Cu) (net 2)) (via (at 192.6852 106.2372) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 189.019599 98.913999) (end 189.942 99.8364) (width 0.25) (layer F.Cu) (net 2)) (segment (start 188.3672 98.414) (end 188.867199 98.913999) (width 0.25) (layer F.Cu) (net 2)) (segment (start 188.867199 98.913999) (end 189.019599 98.913999) (width 0.25) (layer F.Cu) (net 2)) (segment (start 191.6184 97.906) (end 191.1104 98.414) (width 0.25) (layer B.Cu) (net 2)) (segment (start 191.1104 98.414) (end 188.3672 98.414) (width 0.25) (layer B.Cu) (net 2)) (via (at 188.3672 98.414) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 192.0248 102.1732) (end 192.0248 98.3124) (width 0.25) (layer F.Cu) (net 2)) (segment (start 192.0248 98.3124) (end 191.6184 97.906) (width 0.25) (layer F.Cu) (net 2)) (via (at 191.6184 97.906) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 197.054 106.1356) (end 193.0916 102.1732) (width 0.25) (layer B.Cu) (net 2)) (segment (start 193.0916 102.1732) (end 192.0248 102.1732) (width 0.25) (layer B.Cu) (net 2)) (via (at 192.0248 102.1732) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 195.4397 106.1676) (end 197.022 106.1676) (width 0.25) (layer F.Cu) (net 2)) (segment (start 197.022 106.1676) (end 197.054 106.1356) (width 0.25) (layer F.Cu) (net 2)) (via (at 197.054 106.1356) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 186.6908 101.661106) (end 186.6908 100.954) (width 0.25) (layer F.Cu) (net 2)) (segment (start 186.6908 101.6692) (end 186.6908 101.661106) (width 0.25) (layer F.Cu) (net 2)) (segment (start 185.78 102.58) (end 186.6908 101.6692) (width 0.25) (layer F.Cu) (net 2)) (segment (start 184.88 102.58) (end 185.78 102.58) (width 0.25) (layer F.Cu) (net 2)) (segment (start 178.7152 103.1892) (end 177.5976 103.1892) (width 0.5) (layer B.Cu) (net 2)) (segment (start 177.5976 103.1892) (end 176.9372 103.8496) (width 0.5) (layer B.Cu) (net 2)) (via (at 176.9372 103.8496) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 180.11 103.886) (end 179.412 103.886) (width 0.5) (layer F.Cu) (net 2)) (segment (start 179.412 103.886) (end 178.7152 103.1892) (width 0.5) (layer F.Cu) (net 2)) (via (at 178.7152 103.1892) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 169.8252 95.62) (end 169.8252 93.8272) (width 0.25) (layer F.Cu) (net 2)) (segment (start 169.8252 93.8272) (end 169.586 93.588) (width 0.25) (layer F.Cu) (net 2)) (segment (start 169.586 93.588) (end 168.836 93.588) (width 0.25) (layer F.Cu) (net 2)) (segment (start 171.1968 97.8044) (end 169.8252 96.4328) (width 0.25) (layer B.Cu) (net 2)) (via (at 169.8252 95.62) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 169.8252 96.4328) (end 169.8252 95.62) (width 0.25) (layer B.Cu) (net 2)) (segment (start 173.095 97.79) (end 171.2112 97.79) (width 0.25) (layer F.Cu) (net 2)) (segment (start 171.2112 97.79) (end 171.1968 97.8044) (width 0.25) (layer F.Cu) (net 2)) (via (at 171.1968 97.8044) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 165.895 102.99) (end 167.2892 102.99) (width 0.25) (layer F.Cu) (net 2)) (segment (start 167.2892 102.99) (end 167.9456 103.6464) (width 0.25) (layer F.Cu) (net 2)) (segment (start 171.1968 103.7988) (end 171.3492 103.6464) (width 0.5) (layer F.Cu) (net 2)) (segment (start 171.3492 103.6464) (end 171.841398 103.6464) (width 0.5) (layer F.Cu) (net 2)) (segment (start 171.841398 103.6464) (end 171.859999 103.665001) (width 0.5) (layer F.Cu) (net 2)) (segment (start 171.859999 103.665001) (end 173.095 103.665001) (width 0.5) (layer F.Cu) (net 2)) (segment (start 167.9456 103.6464) (end 171.0444 103.6464) (width 0.5) (layer B.Cu) (net 2)) (segment (start 171.0444 103.6464) (end 171.1968 103.7988) (width 0.5) (layer B.Cu) (net 2)) (via (at 171.1968 103.7988) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 165.895 103.64) (end 167.9392 103.64) (width 0.5) (layer F.Cu) (net 2)) (segment (start 167.9392 103.64) (end 167.9456 103.6464) (width 0.5) (layer F.Cu) (net 2)) (via (at 167.9456 103.6464) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 154.89 108.2184) (end 156.7188 108.2184) (width 0.25) (layer B.Cu) (net 2)) (via (at 156.7188 108.2184) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (via (at 154.89 108.2184) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 184.88 101.08) (end 186.5648 101.08) (width 0.25) (layer F.Cu) (net 2)) (segment (start 186.5648 101.08) (end 186.6908 100.954) (width 0.25) (layer F.Cu) (net 2)) (via (at 186.6908 100.954) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 2)) (segment (start 183.06 93.842) (end 183.4904 93.842) (width 0.25) (layer F.Cu) (net 2)) (segment (start 183.4904 93.842) (end 184.042009 93.290391) (width 0.25) (layer F.Cu) (net 2)) (segment (start 184.042009 93.290391) (end 187.459991 93.290391) (width 0.25) (layer F.Cu) (net 2)) (segment (start 187.459991 93.290391) (end 188.48 94.3104) (width 0.25) (layer F.Cu) (net 2)) (segment (start 188.48 94.3104) (end 188.48 95.08) (width 0.25) (layer F.Cu) (net 2)) (segment (start 188.48 95.08) (end 188.48 95.98) (width 0.25) (layer F.Cu) (net 2)) (segment (start 231.09 103.24) (end 236.17 103.24) (width 0.5) (layer F.Cu) (net 2)) (segment (start 236.17 103.24) (end 237.44 104.51) (width 0.5) (layer F.Cu) (net 2)) (segment (start 204.724 114.9096) (end 203.5556 113.7412) (width 0.5) (layer B.Cu) (net 2)) (segment (start 196.1396 121.8328) (end 201.0672 121.8328) (width 1) (layer B.Cu) (net 3)) (segment (start 201.0672 121.8328) (end 204.0644 124.83) (width 1) (layer B.Cu) (net 3)) (segment (start 231.7132 119.75) (end 228.55 116.5868) (width 1) (layer B.Cu) (net 3)) (segment (start 204.0644 124.83) (end 236.769602 124.83) (width 1) (layer B.Cu) (net 3)) (segment (start 236.769602 124.83) (end 237.2368 124.362802) (width 1) (layer B.Cu) (net 3)) (segment (start 237.2368 124.362802) (end 237.2368 121.8328) (width 1) (layer B.Cu) (net 3)) (segment (start 237.2368 121.8328) (end 235.154 119.75) (width 1) (layer B.Cu) (net 3)) (segment (start 235.154 119.75) (end 231.7132 119.75) (width 1) (layer B.Cu) (net 3)) (segment (start 228.55 116.5868) (end 228.55 115.94) (width 1) (layer B.Cu) (net 3)) (segment (start 221.09359 97.71399) (end 220.6752 98.13238) (width 0.5) (layer B.Cu) (net 3)) (segment (start 220.6752 98.13238) (end 220.6752 102.4264) (width 0.5) (layer B.Cu) (net 3)) (segment (start 220.6752 102.4264) (end 220.676 102.4272) (width 0.5) (layer B.Cu) (net 3)) (segment (start 225.2988 110.0472) (end 222.0104 110.0472) (width 1) (layer B.Cu) (net 3)) (segment (start 222.0104 110.0472) (end 215.9508 103.9876) (width 1) (layer B.Cu) (net 3)) (segment (start 215.9508 103.9876) (end 206.544513 103.9876) (width 1) (layer B.Cu) (net 3)) (segment (start 206.544513 103.9876) (end 202.404993 99.84808) (width 1) (layer B.Cu) (net 3)) (segment (start 202.404993 99.84808) (end 201.2196 99.84808) (width 1) (layer B.Cu) (net 3)) (segment (start 188.47 118.7848) (end 189.3968 118.7848) (width 1) (layer F.Cu) (net 3)) (segment (start 189.3968 118.7848) (end 191.308 120.696) (width 1) (layer F.Cu) (net 3)) (segment (start 191.308 120.696) (end 192.1772 120.696) (width 1) (layer F.Cu) (net 3)) (segment (start 201.4264 106.1676) (end 203.1492 107.8904) (width 0.25) (layer F.Cu) (net 3)) (segment (start 203.1492 107.8904) (end 203.1492 110.5816) (width 0.25) (layer F.Cu) (net 3)) (segment (start 203.1492 110.5816) (end 202.9192 110.8116) (width 0.25) (layer F.Cu) (net 3)) (segment (start 202.9192 110.8116) (end 202.9192 111.8616) (width 0.25) (layer F.Cu) (net 3)) (segment (start 202.9192 111.8616) (end 203.8976 111.8616) (width 0.25) (layer F.Cu) (net 3)) (segment (start 203.8976 111.8616) (end 205.69 113.654) (width 0.25) (layer F.Cu) (net 3)) (segment (start 205.69 113.654) (end 205.69 113.3365) (width 0.25) (layer F.Cu) (net 3)) (segment (start 220.676 102.4272) (end 220.676 104.2436) (width 0.5) (layer F.Cu) (net 3)) (segment (start 220.676 104.2436) (end 220.5764 104.3432) (width 0.5) (layer F.Cu) (net 3)) (segment (start 172.5168 117.7036) (end 172.5168 113.917198) (width 1) (layer B.Cu) (net 3)) (segment (start 172.5168 113.917198) (end 170.729602 112.13) (width 1) (layer B.Cu) (net 3)) (segment (start 170.729602 112.13) (end 170.13 112.13) (width 1) (layer B.Cu) (net 3)) (segment (start 180.873201 121.284801) (end 177.292 117.7036) (width 1) (layer F.Cu) (net 3)) (segment (start 177.292 117.7036) (end 172.5168 117.7036) (width 1) (layer F.Cu) (net 3)) (via (at 172.5168 117.7036) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 188.47 118.7848) (end 186.37 118.7848) (width 1) (layer F.Cu) (net 3)) (segment (start 186.37 118.7848) (end 183.869999 121.284801) (width 1) (layer F.Cu) (net 3)) (segment (start 183.869999 121.284801) (end 180.873201 121.284801) (width 1) (layer F.Cu) (net 3)) (segment (start 170.13 112.13) (end 168.614 112.13) (width 0.5) (layer B.Cu) (net 3)) (segment (start 168.614 112.13) (end 168.401601 111.917601) (width 0.5) (layer B.Cu) (net 3)) (segment (start 168.401601 111.917601) (end 168.401601 106.768274) (width 0.5) (layer B.Cu) (net 3)) (segment (start 168.401601 106.768274) (end 169.810675 105.3592) (width 0.5) (layer B.Cu) (net 3)) (segment (start 169.810675 105.3592) (end 171.6532 105.3592) (width 0.5) (layer B.Cu) (net 3)) (segment (start 171.6532 105.3592) (end 173.0756 103.9368) (width 0.5) (layer B.Cu) (net 3)) (segment (start 173.0756 103.9368) (end 173.0756 95.1992) (width 0.5) (layer B.Cu) (net 3)) (segment (start 173.095 96.49) (end 173.095 95.9104) (width 0.5) (layer F.Cu) (net 3)) (segment (start 173.095 95.9104) (end 173.095 94.441) (width 0.5) (layer F.Cu) (net 3)) (segment (start 173.0756 95.1992) (end 173.0756 95.906306) (width 0.5) (layer F.Cu) (net 3)) (segment (start 173.0756 95.906306) (end 173.079694 95.9104) (width 0.5) (layer F.Cu) (net 3)) (segment (start 173.079694 95.9104) (end 173.095 95.9104) (width 0.5) (layer F.Cu) (net 3)) (via (at 173.0756 95.1992) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 198.4397 106.1676) (end 201.4264 106.1676) (width 0.5) (layer F.Cu) (net 3)) (segment (start 201.4264 106.1676) (end 202.8952 104.6988) (width 0.5) (layer F.Cu) (net 3)) (segment (start 202.8952 104.6988) (end 202.8952 101.092) (width 0.5) (layer F.Cu) (net 3)) (segment (start 202.8952 101.092) (end 201.7268 99.9236) (width 0.5) (layer F.Cu) (net 3)) (segment (start 201.7268 99.9236) (end 201.29512 99.9236) (width 0.5) (layer F.Cu) (net 3)) (segment (start 201.29512 99.9236) (end 201.2196 99.84808) (width 0.5) (layer F.Cu) (net 3)) (segment (start 198.0496 95.7072) (end 198.3232 95.7072) (width 0.5) (layer F.Cu) (net 3)) (segment (start 197.6128 96.144) (end 198.0496 95.7072) (width 0.5) (layer F.Cu) (net 3)) (segment (start 198.3232 96.414306) (end 198.3232 95.7072) (width 0.5) (layer B.Cu) (net 3)) (segment (start 198.3232 96.95168) (end 198.3232 96.414306) (width 0.5) (layer B.Cu) (net 3)) (segment (start 201.2196 99.84808) (end 198.3232 96.95168) (width 0.5) (layer B.Cu) (net 3)) (segment (start 197.6128 97.144) (end 197.6128 96.144) (width 0.5) (layer F.Cu) (net 3)) (via (at 198.3232 95.7072) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 194.9264 97.58) (end 195.3624 97.144) (width 0.25) (layer F.Cu) (net 3)) (segment (start 195.3624 97.144) (end 197.6128 97.144) (width 0.25) (layer F.Cu) (net 3)) (segment (start 193.58 97.58) (end 194.9264 97.58) (width 0.25) (layer F.Cu) (net 3)) (via (at 221.09359 97.71399) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 215.85 96.095) (end 215.85 97.345) (width 0.5) (layer F.Cu) (net 3)) (segment (start 216.21899 97.71399) (end 221.09359 97.71399) (width 0.5) (layer F.Cu) (net 3)) (segment (start 215.85 97.345) (end 216.21899 97.71399) (width 0.5) (layer F.Cu) (net 3)) (segment (start 227.8482 110.0472) (end 225.2988 110.0472) (width 1) (layer B.Cu) (net 3)) (segment (start 220.676 102.4272) (end 225.2988 107.05) (width 0.5) (layer B.Cu) (net 3)) (segment (start 225.2988 107.05) (end 225.2988 110.0472) (width 0.5) (layer B.Cu) (net 3)) (segment (start 219.66 101.495) (end 219.7438 101.495) (width 0.5) (layer F.Cu) (net 3)) (segment (start 219.7438 101.495) (end 220.676 102.4272) (width 0.5) (layer F.Cu) (net 3)) (via (at 220.676 102.4272) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 228.55 112.765) (end 228.55 110.749) (width 1) (layer B.Cu) (net 3)) (segment (start 228.55 110.749) (end 227.8482 110.0472) (width 1) (layer B.Cu) (net 3)) (segment (start 228.55 112.765) (end 228.55 115.94) (width 1) (layer B.Cu) (net 3)) (segment (start 194.8188 121.8328) (end 196.1396 121.8328) (width 1) (layer B.Cu) (net 3)) (segment (start 196.1396 121.8328) (end 196.1396 121.3008) (width 1) (layer F.Cu) (net 3)) (segment (start 196.1396 121.3008) (end 195.022 120.1832) (width 1) (layer F.Cu) (net 3)) (via (at 196.1396 121.8328) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 192.1772 120.696) (end 193.682 120.696) (width 1) (layer F.Cu) (net 3)) (segment (start 193.682 120.696) (end 194.8188 121.8328) (width 1) (layer F.Cu) (net 3)) (via (at 194.8188 121.8328) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 3)) (segment (start 184.88 103.08) (end 183.916 103.08) (width 0.25) (layer F.Cu) (net 3)) (segment (start 183.916 103.08) (end 183.11 103.886) (width 0.25) (layer F.Cu) (net 3)) (segment (start 170.13 112.13) (end 170.2824 112.13) (width 0.5) (layer F.Cu) (net 3)) (segment (start 170.2824 112.13) (end 172.626399 109.786001) (width 0.5) (layer F.Cu) (net 3)) (segment (start 172.626399 109.786001) (end 172.626399 107.883999) (width 0.5) (layer F.Cu) (net 3)) (segment (start 172.626399 107.883999) (end 175.374397 105.136001) (width 0.5) (layer F.Cu) (net 3)) (segment (start 182.11 103.886) (end 183.11 103.886) (width 0.5) (layer F.Cu) (net 3)) (segment (start 175.374397 105.136001) (end 180.859999 105.136001) (width 0.5) (layer F.Cu) (net 3)) (segment (start 180.859999 105.136001) (end 182.11 103.886) (width 0.5) (layer F.Cu) (net 3)) (segment (start 176.038 93.588) (end 176.038 93.888) (width 0.5) (layer F.Cu) (net 3)) (segment (start 176.038 93.888) (end 177.292 95.142) (width 0.5) (layer F.Cu) (net 3)) (segment (start 180.06 94.142) (end 180.06 93.842) (width 0.5) (layer F.Cu) (net 3)) (segment (start 177.292 95.142) (end 179.06 95.142) (width 0.5) (layer F.Cu) (net 3)) (segment (start 179.06 95.142) (end 180.06 94.142) (width 0.5) (layer F.Cu) (net 3)) (segment (start 173.916 93.62) (end 176.006 93.62) (width 0.5) (layer F.Cu) (net 3)) (segment (start 176.006 93.62) (end 176.038 93.588) (width 0.5) (layer F.Cu) (net 3)) (segment (start 173.095 94.441) (end 173.916 93.62) (width 0.5) (layer F.Cu) (net 3)) (segment (start 187.98 95.98) (end 187.98 94.7248) (width 0.25) (layer F.Cu) (net 3)) (segment (start 187.98 94.7248) (end 187.3512 94.096) (width 0.25) (layer F.Cu) (net 3)) (segment (start 187.3512 94.096) (end 184.691002 94.096) (width 0.25) (layer F.Cu) (net 3)) (segment (start 184.691002 94.096) (end 183.820001 94.967001) (width 0.25) (layer F.Cu) (net 3)) (segment (start 183.820001 94.967001) (end 181.935001 94.967001) (width 0.25) (layer F.Cu) (net 3)) (segment (start 181.935001 94.967001) (end 180.81 93.842) (width 0.25) (layer F.Cu) (net 3)) (segment (start 180.81 93.842) (end 180.06 93.842) (width 0.25) (layer F.Cu) (net 3)) (segment (start 191.98 95.98) (end 191.98 96.505) (width 0.25) (layer F.Cu) (net 3)) (segment (start 191.98 96.505) (end 193.055 97.58) (width 0.25) (layer F.Cu) (net 3)) (segment (start 193.055 97.58) (end 193.58 97.58) (width 0.25) (layer F.Cu) (net 3)) (segment (start 200.66448 100.4032) (end 201.2196 99.84808) (width 0.5) (layer F.Cu) (net 3)) (segment (start 191.98 104.68) (end 197.2521 104.68) (width 0.25) (layer F.Cu) (net 3)) (segment (start 197.2521 104.68) (end 198.4397 105.8676) (width 0.25) (layer F.Cu) (net 3)) (segment (start 198.4397 105.8676) (end 198.4397 106.1676) (width 0.25) (layer F.Cu) (net 3)) (segment (start 173.095 96.49) (end 173.095 97.14) (width 0.25) (layer F.Cu) (net 3)) (segment (start 194.84886 91) (end 197.89921 91) (width 0.25) (layer F.Cu) (net 4)) (segment (start 197.89921 91) (end 199.12121 89.778) (width 0.25) (layer F.Cu) (net 4)) (segment (start 199.12121 89.778) (end 199.872 89.778) (width 0.25) (layer F.Cu) (net 4)) (segment (start 189.98 95.98) (end 189.98 94.1188) (width 0.25) (layer F.Cu) (net 4)) (segment (start 189.98 94.1188) (end 193.0988 91) (width 0.25) (layer F.Cu) (net 4)) (segment (start 193.0988 91) (end 194.84886 91) (width 0.25) (layer F.Cu) (net 4)) (segment (start 180.52 90.032) (end 181.306 90.032) (width 0.25) (layer F.Cu) (net 5)) (segment (start 181.306 90.032) (end 182.274 91) (width 0.25) (layer F.Cu) (net 5)) (segment (start 182.274 91) (end 185.15114 91) (width 0.25) (layer F.Cu) (net 5)) (segment (start 185.10314 91.048) (end 185.15114 91) (width 0.25) (layer F.Cu) (net 5)) (segment (start 189.48 95.98) (end 189.48 93.5788) (width 0.25) (layer F.Cu) (net 5)) (segment (start 189.48 93.5788) (end 186.9012 91) (width 0.25) (layer F.Cu) (net 5)) (segment (start 186.9012 91) (end 185.15114 91) (width 0.25) (layer F.Cu) (net 5)) (segment (start 224.74 118.8) (end 226.01 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 226.01 115.94) (end 226.01 117.456) (width 0.5) (layer F.Cu) (net 6)) (segment (start 226.01 118.8) (end 227.28 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 226.01 117.456) (end 226.01 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 221.692 118.734) (end 224.674 118.734) (width 0.5) (layer F.Cu) (net 6)) (segment (start 224.674 118.734) (end 224.74 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 232.36 123.56) (end 232.36 123.4076) (width 0.5) (layer F.Cu) (net 6)) (segment (start 232.36 123.4076) (end 230.97 122.0176) (width 0.5) (layer F.Cu) (net 6)) (segment (start 230.97 122.0176) (end 230.97 119.65) (width 0.5) (layer F.Cu) (net 6)) (segment (start 230.97 119.65) (end 230.12 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 230.12 118.8) (end 229.82 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 227.28 118.8) (end 229.82 118.8) (width 0.5) (layer F.Cu) (net 6)) (segment (start 222.3016 89.9304) (end 222.454 90.0828) (width 0.25) (layer F.Cu) (net 7)) (segment (start 222.454 90.0828) (end 223.1652 90.0828) (width 0.25) (layer F.Cu) (net 7)) (segment (start 223.47 90.3876) (end 223.47 90.8448) (width 0.25) (layer F.Cu) (net 7)) (segment (start 223.1652 90.0828) (end 223.47 90.3876) (width 0.25) (layer F.Cu) (net 7)) (segment (start 223.47 90.8448) (end 224.3336 91.7084) (width 0.25) (layer F.Cu) (net 7)) (segment (start 191.48 95.98) (end 191.48 95.08) (width 0.25) (layer F.Cu) (net 8)) (segment (start 191.48 95.08) (end 192.8848 93.6752) (width 0.25) (layer F.Cu) (net 8)) (segment (start 192.8848 93.6752) (end 214.725791 93.6752) (width 0.25) (layer F.Cu) (net 8)) (segment (start 214.725791 93.6752) (end 215.320991 93.08) (width 0.25) (layer F.Cu) (net 8)) (segment (start 220.7776 93.08) (end 221.8444 92.0132) (width 0.25) (layer F.Cu) (net 8)) (segment (start 215.320991 93.08) (end 220.7776 93.08) (width 0.25) (layer F.Cu) (net 8)) (segment (start 221.8444 92.0132) (end 222.2508 92.0132) (width 0.25) (layer F.Cu) (net 8)) (segment (start 217.0692 89.8288) (end 217.628 89.8288) (width 0.25) (layer F.Cu) (net 9)) (segment (start 217.628 89.8288) (end 218.39 90.5908) (width 0.25) (layer F.Cu) (net 9)) (segment (start 218.39 90.5908) (end 218.39 91.302) (width 0.25) (layer F.Cu) (net 9)) (segment (start 218.39 91.302) (end 218.8472 91.7592) (width 0.25) (layer F.Cu) (net 9)) (segment (start 218.8472 91.7592) (end 219.5584 91.7592) (width 0.25) (layer F.Cu) (net 9)) (segment (start 219.6092 91.744) (end 219.086 91.744) (width 0.25) (layer F.Cu) (net 9)) (segment (start 190.98 95.98) (end 190.98 94.943589) (width 0.25) (layer F.Cu) (net 10)) (segment (start 190.98 94.943589) (end 192.843589 93.08) (width 0.25) (layer F.Cu) (net 10)) (segment (start 192.843589 93.08) (end 213.7164 93.08) (width 0.25) (layer F.Cu) (net 10)) (segment (start 213.7164 93.08) (end 214.4276 92.3688) (width 0.25) (layer F.Cu) (net 10)) (segment (start 214.4276 92.3688) (end 215.39578 92.3688) (width 0.25) (layer F.Cu) (net 10)) (segment (start 215.39578 92.3688) (end 215.75138 92.0132) (width 0.25) (layer F.Cu) (net 10)) (segment (start 215.75138 92.0132) (end 216.9676 92.0132) (width 0.25) (layer F.Cu) (net 10)) (segment (start 216.9676 92.0132) (end 217.0692 91.9116) (width 0.25) (layer F.Cu) (net 10)) (segment (start 212.0908 89.778) (end 212.3448 90.032) (width 0.25) (layer F.Cu) (net 11)) (segment (start 212.3448 90.032) (end 212.9544 90.032) (width 0.25) (layer F.Cu) (net 11)) (segment (start 213.8688 91.556) (end 214.326 91.556) (width 0.25) (layer F.Cu) (net 11)) (segment (start 212.9544 90.032) (end 213.2592 90.3368) (width 0.25) (layer F.Cu) (net 11)) (segment (start 213.2592 90.3368) (end 213.2592 90.9464) (width 0.25) (layer F.Cu) (net 11)) (segment (start 213.2592 90.9464) (end 213.8688 91.556) (width 0.25) (layer F.Cu) (net 11)) (segment (start 190.48 95.98) (end 190.48 94.574) (width 0.25) (layer F.Cu) (net 12)) (segment (start 190.48 94.574) (end 192.598 92.456) (width 0.25) (layer F.Cu) (net 12)) (segment (start 192.598 92.456) (end 211.648 92.456) (width 0.25) (layer F.Cu) (net 12)) (segment (start 211.648 92.456) (end 212.0908 92.0132) (width 0.25) (layer F.Cu) (net 12)) (segment (start 158.7 124.195) (end 158.7 124.0426) (width 0.5) (layer F.Cu) (net 13)) (segment (start 156.23874 119.46133) (end 156.23874 117.96184) (width 0.5) (layer F.Cu) (net 13)) (segment (start 158.7 124.0426) (end 157.3364 122.679) (width 0.5) (layer F.Cu) (net 13)) (segment (start 157.3364 122.679) (end 157.3364 120.55899) (width 0.5) (layer F.Cu) (net 13)) (segment (start 157.3364 120.55899) (end 156.23874 119.46133) (width 0.5) (layer F.Cu) (net 13)) (segment (start 165.895 97.79) (end 163.134 97.79) (width 0.25) (layer F.Cu) (net 14)) (segment (start 163.134 97.79) (end 163.018 97.906) (width 0.25) (layer F.Cu) (net 14)) (segment (start 163.018 97.906) (end 163.018 98.506) (width 0.25) (layer F.Cu) (net 14)) (segment (start 163.018 98.506) (end 161.84 99.684) (width 0.25) (layer F.Cu) (net 14)) (segment (start 161.84 99.684) (end 159.842998 99.684) (width 0.25) (layer F.Cu) (net 14)) (segment (start 159.842998 99.684) (end 153.58952 105.937478) (width 0.25) (layer F.Cu) (net 14)) (segment (start 153.58952 105.937478) (end 153.58952 110.36216) (width 0.25) (layer F.Cu) (net 14)) (segment (start 163.78 124.195) (end 163.78 124.0426) (width 0.5) (layer F.Cu) (net 15)) (segment (start 163.78 124.0426) (end 161.875 122.1376) (width 0.5) (layer F.Cu) (net 15)) (segment (start 161.875 122.1376) (end 161.875 120.1865) (width 0.5) (layer F.Cu) (net 15)) (segment (start 161.875 120.1865) (end 161.875 119.115) (width 0.5) (layer F.Cu) (net 15)) (segment (start 161.24 101.208) (end 158.9532 103.4948) (width 0.25) (layer F.Cu) (net 16)) (segment (start 158.9532 103.4948) (end 158.9532 109.5257) (width 0.25) (layer F.Cu) (net 16)) (segment (start 158.9532 109.5257) (end 161.875 112.4475) (width 0.25) (layer F.Cu) (net 16)) (segment (start 161.875 112.4475) (end 161.875 112.765) (width 0.25) (layer F.Cu) (net 16)) (segment (start 165.895 98.44) (end 164.262 98.44) (width 0.25) (layer F.Cu) (net 16)) (segment (start 164.262 98.44) (end 161.494 101.208) (width 0.25) (layer F.Cu) (net 16)) (segment (start 161.494 101.208) (end 161.24 101.208) (width 0.25) (layer F.Cu) (net 16)) (segment (start 161.24 101.208) (end 161.052 101.208) (width 0.25) (layer F.Cu) (net 16)) (segment (start 161.052 101.208) (end 160.478 100.634) (width 0.25) (layer F.Cu) (net 16)) (segment (start 163.9705 117.972) (end 164.907502 117.972) (width 0.5) (layer F.Cu) (net 17)) (segment (start 168.86 122.679) (end 168.86 124.195) (width 0.5) (layer F.Cu) (net 17)) (segment (start 164.907502 117.972) (end 168.86 121.924498) (width 0.5) (layer F.Cu) (net 17)) (segment (start 168.86 121.924498) (end 168.86 122.679) (width 0.5) (layer F.Cu) (net 17)) (segment (start 163.145 119.115) (end 163.145 118.7975) (width 0.5) (layer F.Cu) (net 17)) (segment (start 163.145 118.7975) (end 163.9705 117.972) (width 0.5) (layer F.Cu) (net 17)) (segment (start 165.895 99.09) (end 166.930002 99.09) (width 0.25) (layer F.Cu) (net 18)) (segment (start 166.930002 99.09) (end 167.5588 98.461202) (width 0.25) (layer F.Cu) (net 18)) (segment (start 167.5588 98.461202) (end 167.5588 93.326802) (width 0.25) (layer F.Cu) (net 18)) (segment (start 167.5588 93.326802) (end 167.5588 91.186) (width 0.25) (layer F.Cu) (net 18)) (segment (start 159.716 104.144) (end 163.018 100.842) (width 0.25) (layer F.Cu) (net 18)) (segment (start 163.018 100.842) (end 164.77 99.09) (width 0.25) (layer F.Cu) (net 18)) (segment (start 163.145 112.765) (end 163.145 112.4475) (width 0.25) (layer F.Cu) (net 18)) (segment (start 163.145 112.4475) (end 159.716 109.0185) (width 0.25) (layer F.Cu) (net 18)) (segment (start 159.716 109.0185) (end 159.716 104.144) (width 0.25) (layer F.Cu) (net 18)) (segment (start 164.77 99.09) (end 165.895 99.09) (width 0.25) (layer F.Cu) (net 18)) (segment (start 166.32 124.195) (end 166.32 121.975) (width 0.5) (layer F.Cu) (net 19)) (segment (start 166.32 121.975) (end 166 121.655) (width 0.5) (layer F.Cu) (net 19)) (segment (start 160.92 121.655) (end 160.92 123.875) (width 0.5) (layer F.Cu) (net 20)) (segment (start 160.92 123.875) (end 161.24 124.195) (width 0.5) (layer F.Cu) (net 20)) (segment (start 156.16 121.655) (end 156.16 124.195) (width 0.5) (layer F.Cu) (net 21)) (segment (start 188.48 104.68) (end 188.48 103.78) (width 0.25) (layer F.Cu) (net 22)) (segment (start 188.48 103.78) (end 188.8744 103.3856) (width 0.25) (layer F.Cu) (net 22)) (segment (start 188.8744 103.3856) (end 188.8744 102.5652) (width 0.25) (layer F.Cu) (net 22)) (segment (start 173.94 109.1076) (end 173.94 109.26) (width 0.25) (layer F.Cu) (net 22)) (segment (start 188.8744 102.5652) (end 188.214 101.9048) (width 0.25) (layer F.Cu) (net 22)) (segment (start 188.214 101.9048) (end 187.518 101.9048) (width 0.25) (layer F.Cu) (net 22)) (segment (start 187.518 101.9048) (end 183.6428 105.78) (width 0.25) (layer F.Cu) (net 22)) (segment (start 177.2676 105.78) (end 173.94 109.1076) (width 0.25) (layer F.Cu) (net 22)) (segment (start 183.6428 105.78) (end 177.2676 105.78) (width 0.25) (layer F.Cu) (net 22)) (segment (start 176.48 109.26) (end 176.48 107.994) (width 0.25) (layer F.Cu) (net 23)) (segment (start 176.48 107.994) (end 178.24399 106.23001) (width 0.25) (layer F.Cu) (net 23)) (segment (start 178.24399 106.23001) (end 186.32999 106.23001) (width 0.25) (layer F.Cu) (net 23)) (segment (start 186.32999 106.23001) (end 186.98 105.58) (width 0.25) (layer F.Cu) (net 23)) (segment (start 186.98 105.58) (end 186.98 104.68) (width 0.25) (layer F.Cu) (net 23)) (segment (start 179.02 109.26) (end 179.02 109.1076) (width 0.25) (layer F.Cu) (net 24)) (segment (start 179.02 109.1076) (end 180.5696 107.558) (width 0.25) (layer F.Cu) (net 24)) (segment (start 187.656 107.558) (end 188.98 106.234) (width 0.25) (layer F.Cu) (net 24)) (segment (start 180.5696 107.558) (end 187.656 107.558) (width 0.25) (layer F.Cu) (net 24)) (segment (start 188.98 106.234) (end 188.98 104.68) (width 0.25) (layer F.Cu) (net 24)) (segment (start 187.48 104.68) (end 187.48 105.956) (width 0.25) (layer F.Cu) (net 25)) (segment (start 187.48 105.956) (end 186.64 106.796) (width 0.25) (layer F.Cu) (net 25)) (segment (start 186.64 106.796) (end 178.766 106.796) (width 0.25) (layer F.Cu) (net 25)) (segment (start 178.766 106.796) (end 177.75 107.812) (width 0.25) (layer F.Cu) (net 25)) (segment (start 177.75 107.812) (end 177.75 110.352) (width 0.25) (layer F.Cu) (net 25)) (segment (start 177.75 110.352) (end 178.258 110.86) (width 0.25) (layer F.Cu) (net 25)) (segment (start 178.258 110.86) (end 180.1124 110.86) (width 0.25) (layer F.Cu) (net 25)) (segment (start 181.56 109.4124) (end 181.56 109.26) (width 0.25) (layer F.Cu) (net 25)) (segment (start 180.1124 110.86) (end 181.56 109.4124) (width 0.25) (layer F.Cu) (net 25)) (segment (start 184.1 109.26) (end 184.1 109.4124) (width 0.25) (layer F.Cu) (net 26)) (segment (start 187.91 109.823348) (end 187.91 108.066) (width 0.25) (layer F.Cu) (net 26)) (segment (start 184.1 109.4124) (end 185.28861 110.60101) (width 0.25) (layer F.Cu) (net 26)) (segment (start 185.28861 110.60101) (end 187.132338 110.60101) (width 0.25) (layer F.Cu) (net 26)) (segment (start 189.48 105.58) (end 189.48 104.68) (width 0.25) (layer F.Cu) (net 26)) (segment (start 187.132338 110.60101) (end 187.91 109.823348) (width 0.25) (layer F.Cu) (net 26)) (segment (start 187.91 108.066) (end 189.48 106.496) (width 0.25) (layer F.Cu) (net 26)) (segment (start 189.48 106.496) (end 189.48 105.58) (width 0.25) (layer F.Cu) (net 26)) (segment (start 186.64 109.26) (end 186.64 104.3004) (width 0.25) (layer B.Cu) (net 27)) (segment (start 186.64 104.3004) (end 187.257597 103.682803) (width 0.25) (layer B.Cu) (net 27)) (segment (start 187.257597 103.682803) (end 187.757596 103.182804) (width 0.25) (layer B.Cu) (net 27)) (segment (start 187.98 104.68) (end 187.98 103.405208) (width 0.25) (layer F.Cu) (net 27)) (segment (start 187.98 103.405208) (end 187.757596 103.182804) (width 0.25) (layer F.Cu) (net 27)) (via (at 187.757596 103.182804) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 27)) (segment (start 186.986811 99.356799) (end 186.486812 98.8568) (width 0.25) (layer B.Cu) (net 28)) (segment (start 185.78 98.08) (end 186.486812 98.786812) (width 0.25) (layer F.Cu) (net 28)) (segment (start 195.238812 107.6088) (end 186.986811 99.356799) (width 0.25) (layer B.Cu) (net 28)) (segment (start 186.486812 98.786812) (end 186.486812 98.8568) (width 0.25) (layer F.Cu) (net 28)) (segment (start 201.88 109.26) (end 201.88 109.1076) (width 0.25) (layer B.Cu) (net 28)) (segment (start 201.88 109.1076) (end 200.3812 107.6088) (width 0.25) (layer B.Cu) (net 28)) (segment (start 184.88 98.08) (end 185.78 98.08) (width 0.25) (layer F.Cu) (net 28)) (segment (start 200.3812 107.6088) (end 195.238812 107.6088) (width 0.25) (layer B.Cu) (net 28)) (via (at 186.486812 98.8568) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 28)) (segment (start 229.7184 123.1536) (end 229.7184 122.6964) (width 0.25) (layer B.Cu) (net 29)) (segment (start 229.7184 122.6964) (end 227.788 120.766) (width 0.25) (layer B.Cu) (net 29)) (segment (start 227.788 120.766) (end 225.5528 120.766) (width 0.25) (layer B.Cu) (net 29)) (segment (start 225.5528 120.766) (end 220.1536 115.3668) (width 0.25) (layer B.Cu) (net 29)) (segment (start 220.1536 115.3668) (end 216.154 115.3668) (width 0.25) (layer B.Cu) (net 29)) (segment (start 216.154 115.3668) (end 206.3132 105.526) (width 0.25) (layer B.Cu) (net 29)) (segment (start 206.3132 105.526) (end 200.563294 105.526) (width 0.25) (layer B.Cu) (net 29)) (segment (start 200.563294 105.526) (end 197.7652 102.727906) (width 0.25) (layer B.Cu) (net 29)) (segment (start 197.7652 102.727906) (end 197.7652 102.0208) (width 0.25) (layer B.Cu) (net 29)) (via (at 197.7652 102.0208) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 29)) (segment (start 229.82 123.56) (end 229.82 123.4076) (width 0.25) (layer B.Cu) (net 29)) (segment (start 197.7652 102.0208) (end 196.972601 101.228201) (width 0.25) (layer F.Cu) (net 29)) (segment (start 196.972601 101.228201) (end 196.588203 101.228201) (width 0.25) (layer F.Cu) (net 29)) (segment (start 194.440002 99.08) (end 193.58 99.08) (width 0.25) (layer F.Cu) (net 29)) (segment (start 196.588203 101.228201) (end 194.440002 99.08) (width 0.25) (layer F.Cu) (net 29)) (segment (start 229.82 120.7) (end 229.82 121.3) (width 0.25) (layer F.Cu) (net 29)) (segment (start 229.82 121.3) (end 229.82 123.56) (width 0.25) (layer F.Cu) (net 29)) (segment (start 196.3936 102.0716) (end 196.3936 102.4136) (width 0.25) (layer B.Cu) (net 30)) (segment (start 216.1032 116.078) (end 219.7472 116.078) (width 0.25) (layer B.Cu) (net 30)) (segment (start 196.3936 102.4136) (end 200.2172 106.2372) (width 0.25) (layer B.Cu) (net 30)) (segment (start 200.2172 106.2372) (end 206.2624 106.2372) (width 0.25) (layer B.Cu) (net 30)) (segment (start 206.2624 106.2372) (end 216.1032 116.078) (width 0.25) (layer B.Cu) (net 30)) (segment (start 219.7472 116.078) (end 225.25319 121.58399) (width 0.25) (layer B.Cu) (net 30)) (segment (start 225.25319 121.58399) (end 226.09139 121.58399) (width 0.25) (layer B.Cu) (net 30)) (segment (start 226.09139 121.58399) (end 227.28 122.7726) (width 0.25) (layer B.Cu) (net 30)) (segment (start 227.28 122.7726) (end 227.28 122.925) (width 0.25) (layer B.Cu) (net 30)) (segment (start 227.28 123.4076) (end 227.28 123.56) (width 0.25) (layer B.Cu) (net 30)) (segment (start 193.58 100.08) (end 194.61641 100.08) (width 0.25) (layer F.Cu) (net 30)) (segment (start 194.61641 100.08) (end 196.3936 101.85719) (width 0.25) (layer F.Cu) (net 30)) (segment (start 196.3936 101.85719) (end 196.3936 102.0716) (width 0.25) (layer F.Cu) (net 30)) (via (at 196.3936 102.0716) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 30)) (segment (start 227.28 120.7) (end 227.28 121.3) (width 0.25) (layer F.Cu) (net 30)) (segment (start 227.28 121.3) (end 227.28 123.56) (width 0.25) (layer F.Cu) (net 30)) (segment (start 195.1236 102.1224) (end 195.1236 101.3468) (width 0.25) (layer F.Cu) (net 31)) (segment (start 195.1236 101.3468) (end 194.3568 100.58) (width 0.25) (layer F.Cu) (net 31)) (segment (start 194.3568 100.58) (end 193.58 100.58) (width 0.25) (layer F.Cu) (net 31)) (segment (start 219.3004 116.8544) (end 216.104 116.8544) (width 0.25) (layer B.Cu) (net 31)) (segment (start 224.74 122.294) (end 219.3004 116.8544) (width 0.25) (layer B.Cu) (net 31)) (segment (start 216.104 116.8544) (end 206.0964 106.8468) (width 0.25) (layer B.Cu) (net 31)) (segment (start 206.0964 106.8468) (end 199.848 106.8468) (width 0.25) (layer B.Cu) (net 31)) (segment (start 199.848 106.8468) (end 195.1236 102.1224) (width 0.25) (layer B.Cu) (net 31)) (via (at 195.1236 102.1224) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 31)) (segment (start 224.74 120.7) (end 224.74 121.3) (width 0.25) (layer F.Cu) (net 31)) (segment (start 224.74 121.3) (end 224.74 123.56) (width 0.25) (layer F.Cu) (net 31)) (segment (start 184.88 102.08) (end 177.3352 102.08) (width 0.25) (layer F.Cu) (net 32)) (segment (start 177.3352 102.08) (end 170.13 109.2852) (width 0.25) (layer F.Cu) (net 32)) (segment (start 170.13 109.2852) (end 170.13 109.59) (width 0.25) (layer F.Cu) (net 32)) (segment (start 184.88 101.58) (end 176.87 101.58) (width 0.25) (layer F.Cu) (net 33)) (segment (start 176.87 101.58) (end 171.4 107.05) (width 0.25) (layer F.Cu) (net 33)) (segment (start 171.4 107.05) (end 170.13 107.05) (width 0.25) (layer F.Cu) (net 33)) (segment (start 201.2196 103.84604) (end 201.078559 103.704999) (width 0.25) (layer F.Cu) (net 34)) (segment (start 201.078559 103.704999) (end 191.055001 103.704999) (width 0.25) (layer F.Cu) (net 34)) (segment (start 191.055001 103.704999) (end 190.98 103.78) (width 0.25) (layer F.Cu) (net 34)) (segment (start 190.98 103.78) (end 190.98 104.68) (width 0.25) (layer F.Cu) (net 34)) (segment (start 193.58 103.08) (end 199.98412 103.08) (width 0.25) (layer F.Cu) (net 35)) (segment (start 199.98412 103.08) (end 200.381401 102.682719) (width 0.25) (layer F.Cu) (net 35)) (segment (start 200.381401 102.682719) (end 201.2196 101.84452) (width 0.25) (layer F.Cu) (net 35)) (segment (start 212.04 96.095) (end 212.04 96.545) (width 0.5) (layer F.Cu) (net 36)) (segment (start 212.04 96.545) (end 214.9758 99.4808) (width 0.5) (layer F.Cu) (net 36)) (segment (start 214.9758 99.4808) (end 219.406 99.4808) (width 0.5) (layer F.Cu) (net 36)) (segment (start 222.8096 102.605) (end 222.8096 104.1646) (width 0.5) (layer F.Cu) (net 36)) (segment (start 219.406 99.4808) (end 222.5302 102.605) (width 0.5) (layer F.Cu) (net 36)) (segment (start 222.5302 102.605) (end 222.8096 102.605) (width 0.5) (layer F.Cu) (net 36)) (segment (start 231.09 107.05) (end 233.542 107.05) (width 0.5) (layer F.Cu) (net 37)) (segment (start 233.542 107.05) (end 235.5088 109.0168) (width 0.5) (layer F.Cu) (net 37)) (segment (start 235.5088 109.0168) (end 235.5088 110.3512) (width 0.5) (layer F.Cu) (net 37)) (segment (start 237.2876 112.13) (end 237.44 112.13) (width 0.5) (layer F.Cu) (net 37)) (segment (start 235.5088 110.3512) (end 237.2876 112.13) (width 0.5) (layer F.Cu) (net 37)) (segment (start 239.472 117.8196) (end 239.472 114.7716) (width 0.5) (layer F.Cu) (net 37)) (segment (start 239.472 114.7716) (end 239.472 114.0096) (width 0.5) (layer F.Cu) (net 37)) (segment (start 241.6564 114.694) (end 239.5496 114.694) (width 0.5) (layer F.Cu) (net 37)) (segment (start 239.5496 114.694) (end 239.472 114.7716) (width 0.5) (layer F.Cu) (net 37)) (segment (start 232.36 115.31) (end 232.4412 115.31) (width 0.5) (layer F.Cu) (net 37)) (segment (start 232.4412 115.31) (end 236.1192 118.988) (width 0.5) (layer F.Cu) (net 37)) (segment (start 239.472 114.0096) (end 237.5924 112.13) (width 0.5) (layer F.Cu) (net 37)) (segment (start 236.1192 118.988) (end 238.3036 118.988) (width 0.5) (layer F.Cu) (net 37)) (segment (start 238.3036 118.988) (end 239.472 117.8196) (width 0.5) (layer F.Cu) (net 37)) (segment (start 237.5924 112.13) (end 237.44 112.13) (width 0.5) (layer F.Cu) (net 37)) (segment (start 226.01 112.765) (end 226.01 112.9174) (width 0.5) (layer F.Cu) (net 37)) (segment (start 226.01 112.9174) (end 227.4578 114.3652) (width 0.5) (layer F.Cu) (net 37)) (segment (start 227.4578 114.3652) (end 230.2652 114.3652) (width 0.5) (layer F.Cu) (net 37)) (segment (start 230.2652 114.3652) (end 231.21 115.31) (width 0.5) (layer F.Cu) (net 37)) (segment (start 231.21 115.31) (end 232.36 115.31) (width 0.5) (layer F.Cu) (net 37)) (segment (start 186.894 97.398) (end 188.026 96.266) (width 0.25) (layer B.Cu) (net 38)) (segment (start 188.026 96.266) (end 194.884 96.266) (width 0.25) (layer B.Cu) (net 38)) (segment (start 194.884 96.266) (end 195.284001 95.865999) (width 0.25) (layer B.Cu) (net 38)) (segment (start 195.284001 95.865999) (end 195.784 95.366) (width 0.25) (layer B.Cu) (net 38)) (segment (start 208.23 100.3816) (end 208.2292 100.3808) (width 0.25) (layer F.Cu) (net 38)) (segment (start 208.23 113.654) (end 208.23 100.3816) (width 0.25) (layer F.Cu) (net 38)) (segment (start 208.2292 95.824) (end 208.2292 99.673694) (width 0.25) (layer B.Cu) (net 38)) (segment (start 208.2292 99.673694) (end 208.2292 100.3808) (width 0.25) (layer B.Cu) (net 38)) (segment (start 208.992 95.0612) (end 208.2292 95.824) (width 0.25) (layer B.Cu) (net 38)) (via (at 208.2292 100.3808) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 38)) (segment (start 208.992 95.0612) (end 208.9912 95.0604) (width 0.25) (layer F.Cu) (net 38)) (segment (start 196.3572 94.7928) (end 196.283999 94.866001) (width 0.25) (layer F.Cu) (net 38)) (segment (start 208.9912 95.0604) (end 208.9912 94.8436) (width 0.25) (layer F.Cu) (net 38)) (segment (start 208.9912 94.8436) (end 208.9404 94.7928) (width 0.25) (layer F.Cu) (net 38)) (segment (start 208.9404 94.7928) (end 196.3572 94.7928) (width 0.25) (layer F.Cu) (net 38)) (segment (start 196.283999 94.866001) (end 195.784 95.366) (width 0.25) (layer F.Cu) (net 38)) (segment (start 214.58 96.095) (end 214.58 95.645) (width 0.25) (layer F.Cu) (net 38)) (segment (start 214.58 95.645) (end 213.677 94.742) (width 0.25) (layer F.Cu) (net 38)) (segment (start 213.677 94.742) (end 209.3468 94.742) (width 0.25) (layer F.Cu) (net 38)) (segment (start 209.3468 94.742) (end 209.042 95.0468) (width 0.25) (layer F.Cu) (net 38)) (via (at 208.992 95.0612) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 38)) (via (at 186.894 97.398) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 38)) (via (at 195.784 95.366) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 38)) (segment (start 186.98 95.98) (end 186.98 97.312) (width 0.25) (layer F.Cu) (net 38)) (segment (start 186.98 97.312) (end 186.894 97.398) (width 0.25) (layer F.Cu) (net 38)) (segment (start 206.96 118.4156) (end 206.9084 118.364) (width 0.25) (layer F.Cu) (net 39)) (segment (start 206.96 120.004) (end 206.96 118.4156) (width 0.25) (layer F.Cu) (net 39)) (segment (start 207.214 118.0584) (end 206.9084 118.364) (width 0.25) (layer B.Cu) (net 39)) (segment (start 207.214 111.368) (end 207.214 118.0584) (width 0.25) (layer B.Cu) (net 39)) (via (at 206.9084 118.364) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 39)) (segment (start 207.214 111.368) (end 207.2132 111.3672) (width 0.25) (layer F.Cu) (net 39)) (segment (start 207.2132 111.3672) (end 207.2132 97.6512) (width 0.25) (layer F.Cu) (net 39)) (segment (start 207.2132 97.6512) (end 206.6044 97.0424) (width 0.25) (layer F.Cu) (net 39)) (segment (start 215.571 94.096) (end 215.4838 94.1832) (width 0.25) (layer F.Cu) (net 39)) (segment (start 215.4838 94.1832) (end 194.370158 94.1832) (width 0.25) (layer F.Cu) (net 39)) (segment (start 194.370158 94.1832) (end 193.922799 94.630559) (width 0.25) (layer F.Cu) (net 39)) (segment (start 216.104 94.1976) (end 215.6726 94.1976) (width 0.25) (layer F.Cu) (net 39)) (segment (start 215.6726 94.1976) (end 215.571 94.096) (width 0.25) (layer F.Cu) (net 39)) (segment (start 206.6044 97.0424) (end 206.6044 95.366) (width 0.25) (layer B.Cu) (net 39)) (segment (start 207.8744 94.096) (end 216.0024 94.096) (width 0.25) (layer B.Cu) (net 39)) (segment (start 206.6044 95.366) (end 207.8744 94.096) (width 0.25) (layer B.Cu) (net 39)) (segment (start 216.0024 94.096) (end 216.104 94.1976) (width 0.25) (layer B.Cu) (net 39)) (via (at 216.104 94.1976) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 39)) (via (at 206.6044 97.0424) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 39)) (via (at 207.214 111.368) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 39)) (segment (start 187.48 95.08) (end 187.32101 94.92101) (width 0.25) (layer F.Cu) (net 39)) (segment (start 187.48 95.98) (end 187.48 95.08) (width 0.25) (layer F.Cu) (net 39)) (segment (start 193.922799 94.630559) (end 185.558851 94.630559) (width 0.25) (layer B.Cu) (net 39)) (segment (start 187.32101 94.92101) (end 185.975506 94.92101) (width 0.25) (layer F.Cu) (net 39)) (segment (start 185.975506 94.92101) (end 185.2684 94.92101) (width 0.25) (layer F.Cu) (net 39)) (via (at 185.2684 94.92101) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 39)) (segment (start 185.558851 94.630559) (end 185.2684 94.92101) (width 0.25) (layer B.Cu) (net 39)) (via (at 193.922799 94.630559) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 39)) (segment (start 217.12 95.645) (end 215.571 94.096) (width 0.25) (layer F.Cu) (net 39)) (segment (start 217.12 96.095) (end 217.12 95.645) (width 0.25) (layer F.Cu) (net 39)) (segment (start 184.88 99.58) (end 184.0516 99.58) (width 0.25) (layer F.Cu) (net 40)) (segment (start 184.0516 99.58) (end 183.243589 100.388011) (width 0.25) (layer F.Cu) (net 40)) (segment (start 174.1086 99.74) (end 173.095 99.74) (width 0.25) (layer F.Cu) (net 40)) (segment (start 183.243589 100.388011) (end 174.778012 100.388011) (width 0.25) (layer F.Cu) (net 40)) (segment (start 174.778012 100.388011) (end 174.130003 99.740001) (width 0.25) (layer F.Cu) (net 40)) (segment (start 174.130003 99.740001) (end 174.1086 99.74) (width 0.25) (layer F.Cu) (net 40)) (segment (start 173.095 99.09) (end 174.233589 99.09) (width 0.25) (layer F.Cu) (net 41)) (segment (start 174.233589 99.09) (end 174.878389 99.7348) (width 0.25) (layer F.Cu) (net 41)) (segment (start 174.878389 99.7348) (end 183.0332 99.7348) (width 0.25) (layer F.Cu) (net 41)) (segment (start 183.688 99.08) (end 184.13241 99.08) (width 0.25) (layer F.Cu) (net 41)) (segment (start 183.0332 99.7348) (end 183.688 99.08) (width 0.25) (layer F.Cu) (net 41)) (segment (start 184.13241 99.08) (end 184.88 99.08) (width 0.25) (layer F.Cu) (net 41)) (segment (start 184.88 98.58) (end 183.2228 98.58) (width 0.25) (layer F.Cu) (net 42)) (segment (start 183.2228 98.58) (end 182.6268 99.176) (width 0.25) (layer F.Cu) (net 42)) (segment (start 182.6268 99.176) (end 174.956 99.176) (width 0.25) (layer F.Cu) (net 42)) (segment (start 174.956 99.176) (end 174.22 98.44) (width 0.25) (layer F.Cu) (net 42)) (segment (start 174.22 98.44) (end 173.095 98.44) (width 0.25) (layer F.Cu) (net 42)) (segment (start 189.98 104.68) (end 189.98 105.686652) (width 0.25) (layer F.Cu) (net 43)) (segment (start 189.98 105.686652) (end 195.712148 111.4188) (width 0.25) (layer F.Cu) (net 43)) (segment (start 197.949802 111.4188) (end 202.964602 116.4336) (width 0.25) (layer F.Cu) (net 43)) (segment (start 195.712148 111.4188) (end 197.949802 111.4188) (width 0.25) (layer F.Cu) (net 43)) (segment (start 202.964602 116.4336) (end 209.8548 116.4336) (width 0.25) (layer F.Cu) (net 43)) (segment (start 209.8548 116.4336) (end 210.77 117.3488) (width 0.25) (layer F.Cu) (net 43)) (segment (start 210.77 117.3488) (end 210.77 119.1825) (width 0.25) (layer F.Cu) (net 43)) (segment (start 210.77 119.1825) (end 210.77 120.004) (width 0.25) (layer F.Cu) (net 43)) (segment (start 212.04 113.654) (end 212.04 114.67) (width 0.25) (layer F.Cu) (net 44)) (segment (start 210.8208 115.8892) (end 203.6208 115.8892) (width 0.25) (layer F.Cu) (net 44)) (segment (start 212.04 114.67) (end 210.8208 115.8892) (width 0.25) (layer F.Cu) (net 44)) (segment (start 203.6208 115.8892) (end 198.6424 110.9108) (width 0.25) (layer F.Cu) (net 44)) (segment (start 198.6424 110.9108) (end 195.9364 110.9108) (width 0.25) (layer F.Cu) (net 44)) (segment (start 195.9364 110.9108) (end 190.48 105.4544) (width 0.25) (layer F.Cu) (net 44)) (segment (start 190.48 105.4544) (end 190.48 104.68) (width 0.25) (layer F.Cu) (net 44)) (segment (start 154.26 120.39) (end 153.58952 119.71952) (width 0.5) (layer F.Cu) (net 45)) (segment (start 153.58952 119.71952) (end 153.58952 117.96184) (width 0.5) (layer F.Cu) (net 45)) (segment (start 154.26 121.655) (end 154.26 120.39) (width 0.5) (layer F.Cu) (net 45)) (segment (start 154.255 121.65) (end 154.26 121.655) (width 0.5) (layer F.Cu) (net 45)) (segment (start 186.48 95.98) (end 186.105 95.98) (width 0.25) (layer F.Cu) (net 46)) (segment (start 186.105 95.98) (end 185.999 95.874) (width 0.25) (layer F.Cu) (net 46)) (segment (start 185.999 95.874) (end 180.3916 95.874) (width 0.25) (layer F.Cu) (net 46)) (segment (start 180.3916 95.874) (end 179.02 97.2456) (width 0.25) (layer F.Cu) (net 46)) (segment (start 179.02 97.2456) (end 179.02 97.398) (width 0.25) (layer F.Cu) (net 46)) (segment (start 184.88 97.58) (end 181.742 97.58) (width 0.25) (layer F.Cu) (net 47)) (segment (start 181.742 97.58) (end 181.56 97.398) (width 0.25) (layer F.Cu) (net 47)) (segment (start 237.44 117.21) (end 235.924 117.21) (width 0.5) (layer F.Cu) (net 48)) (segment (start 235.924 117.21) (end 235.1532 116.4392) (width 0.5) (layer F.Cu) (net 48)) (segment (start 235.1532 116.4392) (end 235.1532 114.2882) (width 0.5) (layer F.Cu) (net 48)) (segment (start 235.1532 114.2882) (end 231.09 110.225) (width 0.5) (layer F.Cu) (net 48)) (segment (start 231.09 110.225) (end 231.09 109.59) (width 0.5) (layer F.Cu) (net 48)) (segment (start 225.055 109.59) (end 231.09 109.59) (width 0.5) (layer F.Cu) (net 48)) (segment (start 231.09 108.32) (end 233.5928 108.32) (width 0.5) (layer F.Cu) (net 49)) (segment (start 233.5928 108.32) (end 234.4928 109.22) (width 0.5) (layer F.Cu) (net 49)) (segment (start 234.4928 109.22) (end 234.4928 111.8752) (width 0.5) (layer F.Cu) (net 49)) (segment (start 234.4928 111.8752) (end 237.2876 114.67) (width 0.5) (layer F.Cu) (net 49)) (segment (start 237.2876 114.67) (end 237.44 114.67) (width 0.5) (layer F.Cu) (net 49)) (segment (start 231.09 108.32) (end 228.55 108.32) (width 0.5) (layer F.Cu) (net 49)) (segment (start 228.55 108.32) (end 226.264 106.034) (width 0.5) (layer F.Cu) (net 49)) (segment (start 226.264 106.034) (end 217.1336 106.034) (width 0.5) (layer F.Cu) (net 49)) (segment (start 217.1336 106.034) (end 214.0856 102.986) (width 0.5) (layer F.Cu) (net 49)) (segment (start 214.0856 102.986) (end 213.081 102.986) (width 0.5) (layer F.Cu) (net 49)) (segment (start 213.081 102.986) (end 212.04 101.945) (width 0.5) (layer F.Cu) (net 49)) (segment (start 212.04 101.945) (end 212.04 101.495) (width 0.5) (layer F.Cu) (net 49)) (segment (start 231.09 105.78) (end 233.6436 105.78) (width 0.5) (layer F.Cu) (net 50)) (segment (start 233.6436 105.78) (end 236.67361 108.81001) (width 0.5) (layer F.Cu) (net 50)) (segment (start 236.67361 108.81001) (end 236.67361 108.82361) (width 0.5) (layer F.Cu) (net 50)) (segment (start 236.67361 108.82361) (end 237.44 109.59) (width 0.5) (layer F.Cu) (net 50)) (segment (start 225.055 104.51) (end 226.645 104.51) (width 0.5) (layer F.Cu) (net 50)) (segment (start 226.772 104.51) (end 228.042 105.78) (width 0.5) (layer F.Cu) (net 50)) (segment (start 228.042 105.78) (end 228.09 105.78) (width 0.5) (layer F.Cu) (net 50)) (segment (start 228.09 105.78) (end 231.09 105.78) (width 0.5) (layer F.Cu) (net 50)) (segment (start 231.09 104.51) (end 228.84 104.51) (width 0.5) (layer F.Cu) (net 51)) (segment (start 228.84 104.51) (end 227.4824 103.1524) (width 0.5) (layer F.Cu) (net 51)) (segment (start 227.4824 102.4128) (end 226.2776 101.208) (width 0.5) (layer F.Cu) (net 51)) (segment (start 220.1028 98.6028) (end 215.227798 98.6028) (width 0.5) (layer F.Cu) (net 51)) (segment (start 227.4824 103.1524) (end 227.4824 102.4128) (width 0.5) (layer F.Cu) (net 51)) (segment (start 226.2776 101.208) (end 222.708 101.208) (width 0.5) (layer F.Cu) (net 51)) (segment (start 213.31 96.685002) (end 213.31 96.095) (width 0.5) (layer F.Cu) (net 51)) (segment (start 222.708 101.208) (end 220.1028 98.6028) (width 0.5) (layer F.Cu) (net 51)) (segment (start 215.227798 98.6028) (end 213.31 96.685002) (width 0.5) (layer F.Cu) (net 51)) (segment (start 231.09 104.51) (end 234.558 104.51) (width 0.5) (layer F.Cu) (net 51)) (segment (start 234.558 104.51) (end 237.098 107.05) (width 0.5) (layer F.Cu) (net 51)) (segment (start 237.098 107.05) (end 237.44 107.05) (width 0.5) (layer F.Cu) (net 51)) (segment (start 225.055 99.43) (end 226.01 99.43) (width 0.5) (layer F.Cu) (net 52)) (segment (start 226.01 99.43) (end 228.55 101.97) (width 0.5) (layer F.Cu) (net 52)) (segment (start 225.055 99.43) (end 225.375 99.43) (width 0.5) (layer F.Cu) (net 52)) (segment (start 228.55 101.97) (end 229.185 101.97) (width 0.5) (layer F.Cu) (net 52)) (segment (start 229.185 101.97) (end 231.09 101.97) (width 0.5) (layer F.Cu) (net 52)) (segment (start 237.44 101.97) (end 231.09 101.97) (width 0.5) (layer F.Cu) (net 52)) (segment (start 231.09 100.7) (end 229.185 100.7) (width 0.5) (layer F.Cu) (net 53)) (segment (start 229.185 100.7) (end 228.55 100.065) (width 0.5) (layer F.Cu) (net 53)) (segment (start 228.55 100.065) (end 228.55 98.574998) (width 0.5) (layer F.Cu) (net 53)) (segment (start 228.55 98.574998) (end 224.820002 94.845) (width 0.5) (layer F.Cu) (net 53)) (segment (start 224.820002 94.845) (end 219.19 94.845) (width 0.5) (layer F.Cu) (net 53)) (segment (start 219.19 94.845) (end 218.39 95.645) (width 0.5) (layer F.Cu) (net 53)) (segment (start 218.39 95.645) (end 218.39 96.095) (width 0.5) (layer F.Cu) (net 53)) (segment (start 231.09 100.7) (end 236.17 100.7) (width 0.5) (layer F.Cu) (net 53)) (segment (start 236.17 100.7) (end 237.44 99.43) (width 0.5) (layer F.Cu) (net 53)) (segment (start 208.23 120.004) (end 208.23 120.3215) (width 0.25) (layer F.Cu) (net 54)) (segment (start 208.23 120.3215) (end 208.9325 121.024) (width 0.25) (layer F.Cu) (net 54)) (segment (start 208.9325 121.024) (end 209.6564 121.024) (width 0.25) (layer F.Cu) (net 54)) (segment (start 209.6564 121.024) (end 210.77 122.1376) (width 0.25) (layer F.Cu) (net 54)) (segment (start 210.77 122.1376) (end 210.77 122.29) (width 0.25) (layer F.Cu) (net 54)) (segment (start 213.31 122.29) (end 212.8035 122.29) (width 0.25) (layer F.Cu) (net 55)) (segment (start 211.460999 116.569801) (end 213.31 114.7208) (width 0.25) (layer F.Cu) (net 55)) (segment (start 212.8035 122.29) (end 211.460999 120.947499) (width 0.25) (layer F.Cu) (net 55)) (segment (start 211.460999 120.947499) (end 211.460999 116.569801) (width 0.25) (layer F.Cu) (net 55)) (segment (start 213.31 114.7208) (end 213.31 113.654) (width 0.25) (layer F.Cu) (net 55)) (segment (start 212.04 120.004) (end 212.04 120.3215) (width 0.25) (layer F.Cu) (net 56)) (segment (start 212.04 120.3215) (end 212.66749 120.94899) (width 0.25) (layer F.Cu) (net 56)) (segment (start 212.66749 120.94899) (end 214.66139 120.94899) (width 0.25) (layer F.Cu) (net 56)) (segment (start 214.66139 120.94899) (end 215.85 122.1376) (width 0.25) (layer F.Cu) (net 56)) (segment (start 215.85 122.1376) (end 215.85 122.29) (width 0.25) (layer F.Cu) (net 56)) (segment (start 159.02 121.655) (end 159.02 120.7) (width 0.5) (layer F.Cu) (net 57)) (segment (start 159.02 120.7) (end 160.605 119.115) (width 0.5) (layer F.Cu) (net 57)) (segment (start 164.1 121.655) (end 164.1 119.43) (width 0.5) (layer F.Cu) (net 58)) (segment (start 164.1 119.43) (end 164.415 119.115) (width 0.5) (layer F.Cu) (net 58)) (segment (start 227.788 108.574) (end 228.208 108.574) (width 0.5) (layer B.Cu) (net 59)) (segment (start 232.36 112.726) (end 232.36 117.972) (width 0.5) (layer B.Cu) (net 59)) (segment (start 228.208 108.574) (end 232.36 112.726) (width 0.5) (layer B.Cu) (net 59)) (segment (start 225.556898 102.8336) (end 226.264004 102.8336) (width 0.5) (layer F.Cu) (net 59)) (via (at 226.264004 102.8336) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 59)) (segment (start 227.3816 102.8336) (end 226.97111 102.8336) (width 0.5) (layer B.Cu) (net 59)) (segment (start 227.534 102.986) (end 227.3816 102.8336) (width 0.5) (layer B.Cu) (net 59)) (segment (start 225.2836 102.8336) (end 225.556898 102.8336) (width 0.5) (layer F.Cu) (net 59)) (segment (start 226.97111 102.8336) (end 226.264004 102.8336) (width 0.5) (layer B.Cu) (net 59)) (segment (start 225.055 102.605) (end 225.2836 102.8336) (width 0.5) (layer F.Cu) (net 59)) (segment (start 225.055 107.685) (end 226.111496 107.685) (width 0.5) (layer F.Cu) (net 59)) (segment (start 226.111496 107.685) (end 226.759248 108.332752) (width 0.5) (layer F.Cu) (net 59)) (segment (start 225.055 97.525) (end 225.883 97.525) (width 0.5) (layer F.Cu) (net 59)) (segment (start 225.883 97.525) (end 227.026 98.668) (width 0.5) (layer F.Cu) (net 59)) (segment (start 225.055 97.525) (end 225.248 97.525) (width 0.5) (layer F.Cu) (net 59)) (segment (start 227.534 108.32) (end 227.788 108.574) (width 0.5) (layer B.Cu) (net 59)) (segment (start 226.759248 108.332752) (end 227.546752 108.332752) (width 0.5) (layer B.Cu) (net 59)) (segment (start 227.546752 108.332752) (end 227.788 108.574) (width 0.5) (layer B.Cu) (net 59)) (via (at 226.759248 108.332752) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 59)) (segment (start 227.534 99.176) (end 227.534 102.986) (width 0.5) (layer B.Cu) (net 59)) (segment (start 227.534 102.986) (end 227.534 108.32) (width 0.5) (layer B.Cu) (net 59)) (segment (start 232.36 118.8) (end 232.36 117.972) (width 0.5) (layer F.Cu) (net 59)) (segment (start 232.36 117.972) (end 232.36 117.21) (width 0.5) (layer F.Cu) (net 59)) (via (at 232.36 117.972) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 59)) (segment (start 227.026 98.668) (end 227.534 99.176) (width 0.5) (layer B.Cu) (net 59)) (via (at 227.026 98.668) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 59)) (segment (start 219.66 96.095) (end 221.405 96.095) (width 0.5) (layer F.Cu) (net 60)) (segment (start 221.405 96.095) (end 222.8604 97.5504) (width 0.5) (layer F.Cu) (net 60)) (segment (start 222.8604 97.5504) (end 222.8604 99.1354) (width 0.5) (layer F.Cu) (net 60)) (segment (start 222.84 109.59) (end 217.9684 109.59) (width 0.5) (layer F.Cu) (net 61)) (segment (start 217.9684 109.59) (end 215.9508 111.6076) (width 0.5) (layer F.Cu) (net 61)) (segment (start 215.9508 111.6076) (end 212.4456 111.6076) (width 0.5) (layer F.Cu) (net 61)) (segment (start 212.4456 111.6076) (end 210.1596 109.3216) (width 0.5) (layer F.Cu) (net 61)) (segment (start 210.1596 109.3216) (end 210.1596 102.1054) (width 0.5) (layer F.Cu) (net 61)) (segment (start 210.1596 102.1054) (end 210.77 101.495) (width 0.5) (layer F.Cu) (net 61)) (segment (start 222.8096 109.2446) (end 222.8096 107.685) (width 0.5) (layer F.Cu) (net 61)) (segment (start 193.58 98.58) (end 198.666 98.58) (width 0.25) (layer F.Cu) (net 62)) (segment (start 198.666 98.58) (end 199.34 97.906) (width 0.25) (layer F.Cu) (net 62)) (segment (start 199.34 97.906) (end 199.34 96.9764) (width 0.25) (layer F.Cu) (net 62)) (segment (start 199.34 96.9764) (end 200.8632 95.4532) (width 0.25) (layer F.Cu) (net 62)) (segment (start 200.8632 95.4532) (end 207.7182 95.4532) (width 0.25) (layer F.Cu) (net 62)) (segment (start 207.7182 95.4532) (end 213.31 101.045) (width 0.25) (layer F.Cu) (net 62)) (segment (start 213.31 101.045) (end 213.31 101.495) (width 0.25) (layer F.Cu) (net 62)) (segment (start 208.23 122.29) (end 208.23 112.892) (width 0.25) (layer B.Cu) (net 63)) (segment (start 208.23 112.892) (end 208.949201 112.172799) (width 0.25) (layer B.Cu) (net 63)) (segment (start 208.949201 112.172799) (end 209.4492 111.6728) (width 0.25) (layer B.Cu) (net 63)) (segment (start 209.5 111.7236) (end 209.4492 111.6728) (width 0.25) (layer F.Cu) (net 63)) (segment (start 209.5 113.654) (end 209.5 111.7236) (width 0.25) (layer F.Cu) (net 63)) (via (at 209.4492 111.6728) (size 1) (drill 0.6) (layers F.Cu B.Cu) (net 63)) (segment (start 173.2788 89.9668) (end 174.6168 89.9668) (width 0.25) (layer F.Cu) (net 86)) (segment (start 174.6168 89.9668) (end 177.938 93.288) (width 0.25) (layer F.Cu) (net 86)) (segment (start 177.938 93.288) (end 177.938 93.588) (width 0.25) (layer F.Cu) (net 86)) (segment (start 188.98 95.98) (end 188.98 93.896) (width 0.25) (layer F.Cu) (net 86)) (segment (start 179.2232 92.6228) (end 178.258 93.588) (width 0.25) (layer F.Cu) (net 86)) (segment (start 188.98 93.896) (end 187.7068 92.6228) (width 0.25) (layer F.Cu) (net 86)) (segment (start 187.7068 92.6228) (end 179.2232 92.6228) (width 0.25) (layer F.Cu) (net 86)) (segment (start 178.258 93.588) (end 177.938 93.588) (width 0.25) (layer F.Cu) (net 86)) (zone (net 2) (net_name GND) (layer F.Cu) (tstamp 0) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 135.6876 65.14) (xy 135.586 146.166) (xy 253.188 146.3184) (xy 252.4768 67.7816) (xy 135.2304 65.9528) ) ) (filled_polygon (pts (xy 169.401612 88.998421) (xy 169.132817 89.583854) (xy 169.251433 89.8398) (xy 170.6118 89.8398) (xy 170.6118 89.8198) (xy 170.8658 89.8198) (xy 170.8658 89.8398) (xy 170.8858 89.8398) (xy 170.8858 90.0938) (xy 170.8658 90.0938) (xy 170.8658 91.453636) (xy 171.121744 91.572775) (xy 171.603618 91.373185) (xy 171.700138 91.283687) (xy 171.804991 91.440609) (xy 172.015035 91.580957) (xy 172.2628 91.63024) (xy 174.2948 91.63024) (xy 174.542565 91.580957) (xy 174.752609 91.440609) (xy 174.858032 91.282834) (xy 175.865758 92.29056) (xy 175.688 92.29056) (xy 175.440235 92.339843) (xy 175.230191 92.480191) (xy 175.089843 92.690235) (xy 175.080939 92.735) (xy 175.046533 92.735) (xy 175.014157 92.572235) (xy 174.873809 92.362191) (xy 174.663765 92.221843) (xy 174.416 92.17256) (xy 173.416 92.17256) (xy 173.168235 92.221843) (xy 172.958191 92.362191) (xy 172.817843 92.572235) (xy 172.76856 92.82) (xy 172.76856 93.51586) (xy 172.46921 93.81521) (xy 172.277367 94.102325) (xy 172.277367 94.102326) (xy 172.209999 94.441) (xy 172.21 94.441005) (xy 172.21 94.459557) (xy 172.113955 94.555435) (xy 171.940797 94.972444) (xy 171.940403 95.423975) (xy 172.035551 95.654249) (xy 171.972235 95.666843) (xy 171.762191 95.807191) (xy 171.621843 96.017235) (xy 171.57256 96.265) (xy 171.57256 96.715) (xy 171.592451 96.815) (xy 171.57256 96.915) (xy 171.57256 97.365) (xy 171.586498 97.435073) (xy 171.585 97.43869) (xy 171.585 97.51875) (xy 171.607647 97.541397) (xy 171.621843 97.612765) (xy 171.740269 97.79) (xy 171.621843 97.967235) (xy 171.607647 98.038603) (xy 171.585 98.06125) (xy 171.585 98.14131) (xy 171.586498 98.144927) (xy 171.57256 98.215) (xy 171.57256 98.665) (xy 171.592451 98.765) (xy 171.57256 98.865) (xy 171.57256 99.315) (xy 171.592451 99.415) (xy 171.57256 99.515) (xy 171.57256 99.965) (xy 171.592451 100.065) (xy 171.57256 100.165) (xy 171.57256 100.615) (xy 171.592451 100.715) (xy 171.57256 100.815) (xy 171.57256 101.265) (xy 171.592451 101.365) (xy 171.57256 101.465) (xy 171.57256 101.915) (xy 171.592451 102.015) (xy 171.57256 102.115) (xy 171.57256 102.565) (xy 171.592451 102.665) (xy 171.57256 102.765) (xy 171.57256 103.215) (xy 171.586498 103.285073) (xy 171.585 103.28869) (xy 171.585 103.36875) (xy 171.607647 103.391397) (xy 171.621843 103.462765) (xy 171.762191 103.672809) (xy 171.881456 103.7525) (xy 171.74375 103.7525) (xy 171.585 103.91125) (xy 171.585 103.99131) (xy 171.681673 104.224699) (xy 171.860302 104.403327) (xy 172.093691 104.5) (xy 172.80925 104.5) (xy 172.967998 104.341252) (xy 172.967998 104.4072) (xy 171.378602 105.996596) (xy 171.374415 105.99033) (xy 170.888234 105.665474) (xy 170.314745 105.5514) (xy 169.945255 105.5514) (xy 169.371766 105.665474) (xy 168.885585 105.99033) (xy 168.560729 106.476511) (xy 168.446655 107.05) (xy 168.560729 107.623489) (xy 168.885585 108.10967) (xy 169.200366 108.32) (xy 168.885585 108.53033) (xy 168.560729 109.016511) (xy 168.446655 109.59) (xy 168.560729 110.163489) (xy 168.885585 110.64967) (xy 169.200366 110.86) (xy 168.885585 111.07033) (xy 168.560729 111.556511) (xy 168.446655 112.13) (xy 168.560729 112.703489) (xy 168.885585 113.18967) (xy 168.90778 113.2045) (xy 168.754302 113.268073) (xy 168.575673 113.446701) (xy 168.479 113.68009) (xy 168.479 114.38425) (xy 168.63775 114.543) (xy 170.003 114.543) (xy 170.003 114.523) (xy 170.257 114.523) (xy 170.257 114.543) (xy 171.62225 114.543) (xy 171.781 114.38425) (xy 171.781 113.68009) (xy 171.684327 113.446701) (xy 171.505698 113.268073) (xy 171.35222 113.2045) (xy 171.374415 113.18967) (xy 171.699271 112.703489) (xy 171.714666 112.62609) (xy 181.6174 112.62609) (xy 181.6174 113.26665) (xy 181.77615 113.4254) (xy 182.6254 113.4254) (xy 182.6254 112.27615) (xy 182.8794 112.27615) (xy 182.8794 113.4254) (xy 183.72865 113.4254) (xy 183.8874 113.26665) (xy 183.8874 112.62609) (xy 183.790727 112.392701) (xy 183.612098 112.214073) (xy 183.378709 112.1174) (xy 183.03815 112.1174) (xy 182.8794 112.27615) (xy 182.6254 112.27615) (xy 182.46665 112.1174) (xy 182.126091 112.1174) (xy 181.892702 112.214073) (xy 181.714073 112.392701) (xy 181.6174 112.62609) (xy 171.714666 112.62609) (xy 171.813345 112.13) (xy 171.766995 111.896984) (xy 172.805368 110.858611) (xy 172.828635 110.874157) (xy 173.0764 110.92344) (xy 174.8036 110.92344) (xy 175.051365 110.874157) (xy 175.261409 110.733809) (xy 175.401757 110.523765) (xy 175.408984 110.487434) (xy 175.42033 110.504415) (xy 175.906511 110.829271) (xy 176.48 110.943345) (xy 177.053489 110.829271) (xy 177.135712 110.774331) (xy 177.212599 110.889401) (xy 177.720599 111.397401) (xy 177.967161 111.562148) (xy 178.258 111.62) (xy 180.1124 111.62) (xy 180.403239 111.562148) (xy 180.649801 111.397401) (xy 181.179536 110.867666) (xy 181.56 110.943345) (xy 182.133489 110.829271) (xy 182.61967 110.504415) (xy 182.83 110.189634) (xy 183.04033 110.504415) (xy 183.526511 110.829271) (xy 184.1 110.943345) (xy 184.480464 110.867666) (xy 184.751209 111.138411) (xy 184.99777 111.303158) (xy 185.28861 111.36101) (xy 187.132338 111.36101) (xy 187.423177 111.303158) (xy 187.669739 111.138411) (xy 187.841 110.96715) (xy 187.841 111.295747) (xy 187.80256 111.489) (xy 187.80256 113.089) (xy 187.841 113.282253) (xy 187.841 115.23736) (xy 187.37 115.23736) (xy 187.122235 115.286643) (xy 187.027715 115.3498) (xy 186.840132 115.3498) (xy 186.6374 115.147068) (xy 186.6374 114.858859) (xy 186.710209 114.810209) (xy 186.850557 114.600165) (xy 186.89984 114.3524) (xy 186.89984 112.7524) (xy 186.850557 112.504635) (xy 186.710209 112.294591) (xy 186.500165 112.154243) (xy 186.2524 112.10496) (xy 185.2524 112.10496) (xy 185.004635 112.154243) (xy 184.794591 112.294591) (xy 184.654243 112.504635) (xy 184.60496 112.7524) (xy 184.60496 114.3524) (xy 184.651704 114.5874) (xy 183.842379 114.5874) (xy 183.8874 114.47871) (xy 183.8874 113.83815) (xy 183.72865 113.6794) (xy 182.8794 113.6794) (xy 182.8794 113.6994) (xy 182.6254 113.6994) (xy 182.6254 113.6794) (xy 181.77615 113.6794) (xy 181.6174 113.83815) (xy 181.6174 114.47871) (xy 181.662421 114.5874) (xy 172.9232 114.5874) (xy 172.488855 114.673796) (xy 172.120634 114.919834) (xy 171.781 115.259468) (xy 171.781 114.95575) (xy 171.62225 114.797) (xy 170.257 114.797) (xy 170.257 114.817) (xy 170.003 114.817) (xy 170.003 114.797) (xy 168.63775 114.797) (xy 168.479 114.95575) (xy 168.479 115.2986) (xy 167.805333 115.2986) (xy 166.983766 114.477034) (xy 166.91104 114.42844) (xy 166.615546 114.230997) (xy 166.1812 114.1446) (xy 161.630532 114.1446) (xy 161.462199 113.976267) (xy 161.466775 113.953263) (xy 161.621 113.98394) (xy 162.129 113.98394) (xy 162.376765 113.934657) (xy 162.51 113.845632) (xy 162.643235 113.934657) (xy 162.891 113.98394) (xy 163.399 113.98394) (xy 163.646765 113.934657) (xy 163.775268 113.848793) (xy 163.801302 113.874827) (xy 164.034691 113.9715) (xy 164.12925 113.9715) (xy 164.288 113.81275) (xy 164.288 112.892) (xy 164.542 112.892) (xy 164.542 113.81275) (xy 164.70075 113.9715) (xy 164.795309 113.9715) (xy 165.028698 113.874827) (xy 165.207327 113.696199) (xy 165.304 113.46281) (xy 165.304 113.05075) (xy 165.14525 112.892) (xy 164.542 112.892) (xy 164.288 112.892) (xy 164.268 112.892) (xy 164.268 112.638) (xy 164.288 112.638) (xy 164.288 111.71725) (xy 164.542 111.71725) (xy 164.542 112.638) (xy 165.14525 112.638) (xy 165.304 112.47925) (xy 165.304 112.06719) (xy 165.207327 111.833801) (xy 165.028698 111.655173) (xy 164.795309 111.5585) (xy 164.70075 111.5585) (xy 164.542 111.71725) (xy 164.288 111.71725) (xy 164.12925 111.5585) (xy 164.034691 111.5585) (xy 163.801302 111.655173) (xy 163.775268 111.681207) (xy 163.646765 111.595343) (xy 163.399 111.54606) (xy 163.318362 111.54606) (xy 160.476 108.703698) (xy 160.476 108.442619) (xy 161.764613 108.442619) (xy 162.104155 109.264372) (xy 162.732321 109.893636) (xy 163.553481 110.234611) (xy 164.442619 110.235387) (xy 165.264372 109.895845) (xy 165.893636 109.267679) (xy 166.234611 108.446519) (xy 166.235387 107.557381) (xy 165.895845 106.735628) (xy 165.267679 106.106364) (xy 164.446519 105.765389) (xy 163.557381 105.764613) (xy 162.735628 106.104155) (xy 162.106364 106.732321) (xy 161.765389 107.553481) (xy 161.764613 108.442619) (xy 160.476 108.442619) (xy 160.476 104.458802) (xy 164.37256 100.562242) (xy 164.37256 100.615) (xy 164.392451 100.715) (xy 164.37256 100.815) (xy 164.37256 101.265) (xy 164.392451 101.365) (xy 164.37256 101.465) (xy 164.37256 101.915) (xy 164.392451 102.015) (xy 164.37256 102.115) (xy 164.37256 102.565) (xy 164.386498 102.635073) (xy 164.385 102.63869) (xy 164.385 102.71875) (xy 164.407647 102.741397) (xy 164.421843 102.812765) (xy 164.542955 102.99402) (xy 164.481673 103.055301) (xy 164.404403 103.241847) (xy 164.385 103.26125) (xy 164.385 103.36875) (xy 164.404403 103.388153) (xy 164.481673 103.574699) (xy 164.659475 103.7525) (xy 164.54375 103.7525) (xy 164.385 103.91125) (xy 164.385 103.99131) (xy 164.481673 104.224699) (xy 164.660302 104.403327) (xy 164.893691 104.5) (xy 165.60925 104.5) (xy 165.768 104.34125) (xy 165.768 103.7525) (xy 165.70675 103.7525) (xy 165.768 103.69125) (xy 165.768 103.493) (xy 166.022 103.493) (xy 166.022 103.69125) (xy 166.08325 103.7525) (xy 166.022 103.7525) (xy 166.022 104.34125) (xy 166.18075 104.5) (xy 166.896309 104.5) (xy 167.129698 104.403327) (xy 167.308327 104.224699) (xy 167.405 103.99131) (xy 167.405 103.91125) (xy 167.24625 103.7525) (xy 167.130525 103.7525) (xy 167.308327 103.574699) (xy 167.385597 103.388153) (xy 167.405 103.36875) (xy 167.405 103.26125) (xy 167.385597 103.241847) (xy 167.308327 103.055301) (xy 167.247045 102.99402) (xy 167.368157 102.812765) (xy 167.382353 102.741397) (xy 167.405 102.71875) (xy 167.405 102.63869) (xy 167.403502 102.635073) (xy 167.41744 102.565) (xy 167.41744 102.115) (xy 167.397549 102.015) (xy 167.41744 101.915) (xy 167.41744 101.465) (xy 167.397549 101.365) (xy 167.41744 101.265) (xy 167.41744 100.815) (xy 167.397549 100.715) (xy 167.41744 100.615) (xy 167.41744 100.165) (xy 167.397549 100.065) (xy 167.41744 99.965) (xy 167.41744 99.660785) (xy 167.467403 99.627401) (xy 168.096201 98.998603) (xy 168.260948 98.752041) (xy 168.3188 98.461202) (xy 168.3188 95.023) (xy 168.55025 95.023) (xy 168.709 94.86425) (xy 168.709 93.715) (xy 168.963 93.715) (xy 168.963 94.86425) (xy 169.12175 95.023) (xy 169.462309 95.023) (xy 169.695698 94.926327) (xy 169.86732 94.754706) (xy 169.877673 94.779699) (xy 170.056302 94.958327) (xy 170.289691 95.055) (xy 170.63025 95.055) (xy 170.789 94.89625) (xy 170.789 93.747) (xy 171.043 93.747) (xy 171.043 94.89625) (xy 171.20175 95.055) (xy 171.542309 95.055) (xy 171.775698 94.958327) (xy 171.954327 94.779699) (xy 172.051 94.54631) (xy 172.051 93.90575) (xy 171.89225 93.747) (xy 171.043 93.747) (xy 170.789 93.747) (xy 169.93975 93.747) (xy 169.892 93.79475) (xy 169.81225 93.715) (xy 168.963 93.715) (xy 168.709 93.715) (xy 168.689 93.715) (xy 168.689 93.461) (xy 168.709 93.461) (xy 168.709 92.31175) (xy 168.963 92.31175) (xy 168.963 93.461) (xy 169.81225 93.461) (xy 169.86 93.41325) (xy 169.93975 93.493) (xy 170.789 93.493) (xy 170.789 92.34375) (xy 171.043 92.34375) (xy 171.043 93.493) (xy 171.89225 93.493) (xy 172.051 93.33425) (xy 172.051 92.69369) (xy 171.954327 92.460301) (xy 171.775698 92.281673) (xy 171.542309 92.185) (xy 171.20175 92.185) (xy 171.043 92.34375) (xy 170.789 92.34375) (xy 170.63025 92.185) (xy 170.289691 92.185) (xy 170.056302 92.281673) (xy 169.88468 92.453294) (xy 169.874327 92.428301) (xy 169.695698 92.249673) (xy 169.462309 92.153) (xy 169.12175 92.153) (xy 168.963 92.31175) (xy 168.709 92.31175) (xy 168.55025 92.153) (xy 168.460695 92.153) (xy 168.506957 92.083765) (xy 168.55624 91.836) (xy 168.55624 90.536) (xy 168.519193 90.349746) (xy 169.132817 90.349746) (xy 169.401612 90.935179) (xy 169.873982 91.373185) (xy 170.355856 91.572775) (xy 170.6118 91.453636) (xy 170.6118 90.0938) (xy 169.251433 90.0938) (xy 169.132817 90.349746) (xy 168.519193 90.349746) (xy 168.506957 90.288235) (xy 168.366609 90.078191) (xy 168.156565 89.937843) (xy 167.9088 89.88856) (xy 167.2088 89.88856) (xy 166.961035 89.937843) (xy 166.750991 90.078191) (xy 166.610643 90.288235) (xy 166.6088 90.2975) (xy 166.606957 90.288235) (xy 166.466609 90.078191) (xy 166.256565 89.937843) (xy 166.0088 89.88856) (xy 165.3088 89.88856) (xy 165.061035 89.937843) (xy 164.850991 90.078191) (xy 164.710643 90.288235) (xy 164.66136 90.536) (xy 164.66136 91.836) (xy 164.710643 92.083765) (xy 164.7738 92.178285) (xy 164.7738 92.453) (xy 164.336 92.453) (xy 163.901654 92.539397) (xy 163.533434 92.785434) (xy 151.242634 105.076234) (xy 150.996597 105.444454) (xy 150.9102 105.8788) (xy 150.9102 111.577712) (xy 150.996597 112.012058) (xy 151.199017 112.315) (xy 151.242634 112.380278) (xy 152.580922 113.718566) (xy 152.949142 113.964603) (xy 153.383488 114.051) (xy 157.634259 114.051) (xy 157.6968 114.06344) (xy 158.339108 114.06344) (xy 159.056668 114.781) (xy 158.78255 114.781) (xy 158.6238 114.93975) (xy 158.6238 115.789) (xy 159.77305 115.789) (xy 159.918859 115.643191) (xy 160.357834 116.082166) (xy 160.726054 116.328203) (xy 161.1604 116.4146) (xy 165.711068 116.4146) (xy 166.532633 117.236166) (xy 166.892834 117.476844) (xy 166.900854 117.482203) (xy 167.3352 117.5686) (xy 171.381917 117.5686) (xy 171.381603 117.928375) (xy 171.554033 118.345686) (xy 171.873035 118.665245) (xy 172.290044 118.838403) (xy 172.741575 118.838797) (xy 172.742052 118.8386) (xy 176.821868 118.8386) (xy 180.070635 122.087367) (xy 180.438855 122.333404) (xy 180.873201 122.419801) (xy 183.869999 122.419801) (xy 184.304345 122.333404) (xy 184.672565 122.087367) (xy 185.389382 121.37055) (xy 186.735 121.37055) (xy 186.735 121.811109) (xy 186.831673 122.044498) (xy 187.010301 122.223127) (xy 187.24369 122.3198) (xy 188.18425 122.3198) (xy 188.343 122.16105) (xy 188.343 121.2118) (xy 186.89375 121.2118) (xy 186.735 121.37055) (xy 185.389382 121.37055) (xy 186.840132 119.9198) (xy 187.027715 119.9198) (xy 187.045693 119.931813) (xy 187.010301 119.946473) (xy 186.831673 120.125102) (xy 186.735 120.358491) (xy 186.735 120.79905) (xy 186.89375 120.9578) (xy 188.343 120.9578) (xy 188.343 120.9378) (xy 188.597 120.9378) (xy 188.597 120.9578) (xy 188.617 120.9578) (xy 188.617 121.2118) (xy 188.597 121.2118) (xy 188.597 122.16105) (xy 188.75575 122.3198) (xy 189.69631 122.3198) (xy 189.929699 122.223127) (xy 190.108327 122.044498) (xy 190.205 121.811109) (xy 190.205 121.37055) (xy 190.046252 121.211802) (xy 190.205 121.211802) (xy 190.205 121.198132) (xy 190.41476 121.407892) (xy 190.41476 121.881) (xy 190.464043 122.128765) (xy 190.604391 122.338809) (xy 190.814435 122.479157) (xy 191.0622 122.52844) (xy 193.2922 122.52844) (xy 193.539965 122.479157) (xy 193.731826 122.350958) (xy 194.01582 122.634952) (xy 194.175035 122.794445) (xy 194.592044 122.967603) (xy 195.043575 122.967997) (xy 195.460886 122.795567) (xy 195.478952 122.777533) (xy 195.495835 122.794445) (xy 195.912844 122.967603) (xy 196.364375 122.967997) (xy 196.781686 122.795567) (xy 197.101245 122.476565) (xy 197.274403 122.059556) (xy 197.274797 121.608025) (xy 197.2746 121.607548) (xy 197.2746 121.3008) (xy 197.188203 120.866454) (xy 196.942166 120.498234) (xy 196.46944 120.025508) (xy 196.46944 119.6832) (xy 196.423492 119.4522) (xy 197.081468 119.4522) (xy 202.919268 125.29) (xy 170.355326 125.29) (xy 170.37104 125.211) (xy 170.37104 123.179) (xy 170.321757 122.931235) (xy 170.181409 122.721191) (xy 169.971365 122.580843) (xy 169.745 122.535817) (xy 169.745 121.924503) (xy 169.745001 121.924498) (xy 169.677633 121.585823) (xy 169.661315 121.561401) (xy 169.48579 121.298708) (xy 169.485787 121.298706) (xy 165.533292 117.34621) (xy 165.50639 117.328235) (xy 165.246177 117.154367) (xy 165.189986 117.14319) (xy 164.907502 117.086999) (xy 164.907497 117.087) (xy 163.9705 117.087) (xy 163.631825 117.154367) (xy 163.34471 117.34621) (xy 163.344708 117.346213) (xy 162.770989 117.919931) (xy 162.643235 117.945343) (xy 162.51 118.034368) (xy 162.376765 117.945343) (xy 162.129 117.89606) (xy 161.621 117.89606) (xy 161.373235 117.945343) (xy 161.24 118.034368) (xy 161.106765 117.945343) (xy 160.859 117.89606) (xy 160.351 117.89606) (xy 160.103235 117.945343) (xy 159.893191 118.085691) (xy 159.752843 118.295735) (xy 159.70356 118.5435) (xy 159.70356 118.764861) (xy 158.39421 120.07421) (xy 158.202367 120.361325) (xy 158.202367 120.361326) (xy 158.192225 120.412314) (xy 158.165068 120.27579) (xy 158.154033 120.220315) (xy 157.96219 119.9332) (xy 157.962187 119.933198) (xy 157.267094 119.238104) (xy 157.286477 119.209095) (xy 157.33576 118.96133) (xy 157.33576 116.96235) (xy 157.333435 116.950661) (xy 157.337101 116.954327) (xy 157.57049 117.051) (xy 158.21105 117.051) (xy 158.3698 116.89225) (xy 158.3698 116.043) (xy 158.6238 116.043) (xy 158.6238 116.89225) (xy 158.78255 117.051) (xy 159.42311 117.051) (xy 159.656499 116.954327) (xy 159.835127 116.775698) (xy 159.9318 116.542309) (xy 159.9318 116.20175) (xy 159.77305 116.043) (xy 158.6238 116.043) (xy 158.3698 116.043) (xy 157.22055 116.043) (xy 157.0618 116.20175) (xy 157.0618 116.448194) (xy 156.936085 116.364193) (xy 156.68832 116.31491) (xy 155.78916 116.31491) (xy 155.541395 116.364193) (xy 155.331351 116.504541) (xy 155.191003 116.714585) (xy 155.14172 116.96235) (xy 155.14172 118.96133) (xy 155.191003 119.209095) (xy 155.331351 119.419139) (xy 155.35374 119.434099) (xy 155.35374 119.461325) (xy 155.353739 119.46133) (xy 155.404198 119.715) (xy 155.421107 119.800005) (xy 155.560452 120.00855) (xy 155.61295 120.08712) (xy 155.88339 120.35756) (xy 155.81 120.35756) (xy 155.562235 120.406843) (xy 155.352191 120.547191) (xy 155.211843 120.757235) (xy 155.21 120.7665) (xy 155.208157 120.757235) (xy 155.145 120.662715) (xy 155.145 120.390005) (xy 155.145001 120.39) (xy 155.082185 120.07421) (xy 155.077633 120.051325) (xy 154.88579 119.76421) (xy 154.885787 119.764208) (xy 154.543519 119.421939) (xy 154.547709 119.419139) (xy 154.688057 119.209095) (xy 154.73734 118.96133) (xy 154.73734 116.96235) (xy 154.688057 116.714585) (xy 154.547709 116.504541) (xy 154.337665 116.364193) (xy 154.0899 116.31491) (xy 153.08914 116.31491) (xy 152.841375 116.364193) (xy 152.631331 116.504541) (xy 152.490983 116.714585) (xy 152.4417 116.96235) (xy 152.4417 118.96133) (xy 152.490983 119.209095) (xy 152.631331 119.419139) (xy 152.70452 119.468043) (xy 152.70452 119.719515) (xy 152.704519 119.71952) (xy 152.758382 119.990302) (xy 152.771887 120.058195) (xy 152.919399 120.278963) (xy 152.96373 120.34531) (xy 153.337403 120.718982) (xy 153.311843 120.757235) (xy 153.26256 121.005) (xy 153.26256 122.305) (xy 153.311843 122.552765) (xy 153.452191 122.762809) (xy 153.662235 122.903157) (xy 153.91 122.95244) (xy 154.61 122.95244) (xy 154.857765 122.903157) (xy 155.067809 122.762809) (xy 155.208157 122.552765) (xy 155.21 122.5435) (xy 155.211843 122.552765) (xy 155.275 122.647285) (xy 155.275 122.833874) (xy 155.10033 122.950585) (xy 154.775474 123.436766) (xy 154.6614 124.010255) (xy 154.6614 124.379745) (xy 154.775474 124.953234) (xy 155.000494 125.29) (xy 146.71 125.29) (xy 146.71 123.442619) (xy 146.764613 123.442619) (xy 147.104155 124.264372) (xy 147.732321 124.893636) (xy 148.553481 125.234611) (xy 149.442619 125.235387) (xy 150.264372 124.895845) (xy 150.893636 124.267679) (xy 151.234611 123.446519) (xy 151.235387 122.557381) (xy 150.895845 121.735628) (xy 150.267679 121.106364) (xy 149.446519 120.765389) (xy 148.557381 120.764613) (xy 147.735628 121.104155) (xy 147.106364 121.732321) (xy 146.765389 122.553481) (xy 146.764613 123.442619) (xy 146.71 123.442619) (xy 146.71 115.289691) (xy 157.0618 115.289691) (xy 157.0618 115.63025) (xy 157.22055 115.789) (xy 158.3698 115.789) (xy 158.3698 114.93975) (xy 158.21105 114.781) (xy 157.57049 114.781) (xy 157.337101 114.877673) (xy 157.158473 115.056302) (xy 157.0618 115.289691) (xy 146.71 115.289691) (xy 146.71 93.442619) (xy 146.764613 93.442619) (xy 147.104155 94.264372) (xy 147.732321 94.893636) (xy 148.553481 95.234611) (xy 149.442619 95.235387) (xy 150.264372 94.895845) (xy 150.893636 94.267679) (xy 151.234611 93.446519) (xy 151.235387 92.557381) (xy 150.895845 91.735628) (xy 150.267679 91.106364) (xy 149.446519 90.765389) (xy 148.557381 90.764613) (xy 147.735628 91.104155) (xy 147.106364 91.732321) (xy 146.765389 92.553481) (xy 146.764613 93.442619) (xy 146.71 93.442619) (xy 146.71 88.71) (xy 169.712661 88.71) ) ) (filled_polygon (pts (xy 201.737 88.85169) (xy 201.737 89.49225) (xy 201.89575 89.651) (xy 202.745 89.651) (xy 202.745 89.631) (xy 202.999 89.631) (xy 202.999 89.651) (xy 203.84825 89.651) (xy 204.007 89.49225) (xy 204.007 88.85169) (xy 203.94831 88.71) (xy 243.29 88.71) (xy 243.29 98.776373) (xy 243.06102 98.2222) (xy 242.460959 97.621091) (xy 241.676541 97.295372) (xy 240.827185 97.29463) (xy 240.0422 97.61898) (xy 239.441091 98.219041) (xy 239.115372 99.003459) (xy 239.11463 99.852815) (xy 239.43898 100.6378) (xy 240.039041 101.238909) (xy 240.823459 101.564628) (xy 241.672815 101.56537) (xy 242.4578 101.24102) (xy 243.058909 100.640959) (xy 243.29 100.08443) (xy 243.29 110.206373) (xy 243.06102 109.6522) (xy 242.460959 109.051091) (xy 241.676541 108.725372) (xy 240.827185 108.72463) (xy 240.0422 109.04898) (xy 239.441091 109.649041) (xy 239.115372 110.433459) (xy 239.11463 111.282815) (xy 239.43898 112.0678) (xy 240.039041 112.668909) (xy 240.823459 112.994628) (xy 241.672815 112.99537) (xy 242.4578 112.67102) (xy 243.058909 112.070959) (xy 243.29 111.51443) (xy 243.29 125.29) (xy 218.864734 125.29) (xy 219.852966 124.301768) (xy 220.099004 123.933547) (xy 220.1854 123.499202) (xy 220.1854 122.01975) (xy 220.257 122.01975) (xy 220.257 122.360309) (xy 220.353673 122.593698) (xy 220.532301 122.772327) (xy 220.76569 122.869) (xy 221.40625 122.869) (xy 221.565 122.71025) (xy 221.565 121.861) (xy 221.819 121.861) (xy 221.819 122.71025) (xy 221.97775 122.869) (xy 222.61831 122.869) (xy 222.851699 122.772327) (xy 223.030327 122.593698) (xy 223.127 122.360309) (xy 223.127 122.01975) (xy 222.96825 121.861) (xy 221.819 121.861) (xy 221.565 121.861) (xy 220.41575 121.861) (xy 220.257 122.01975) (xy 220.1854 122.01975) (xy 220.1854 121.107691) (xy 220.257 121.107691) (xy 220.257 121.44825) (xy 220.41575 121.607) (xy 221.565 121.607) (xy 221.565 120.75775) (xy 221.819 120.75775) (xy 221.819 121.607) (xy 222.96825 121.607) (xy 223.127 121.44825) (xy 223.127 121.107691) (xy 223.030327 120.874302) (xy 222.851699 120.695673) (xy 222.61831 120.599) (xy 221.97775 120.599) (xy 221.819 120.75775) (xy 221.565 120.75775) (xy 221.40625 120.599) (xy 220.76569 120.599) (xy 220.532301 120.695673) (xy 220.353673 120.874302) (xy 220.257 121.107691) (xy 220.1854 121.107691) (xy 220.1854 118.966132) (xy 220.24456 118.906972) (xy 220.24456 119.234) (xy 220.293843 119.481765) (xy 220.434191 119.691809) (xy 220.644235 119.832157) (xy 220.892 119.88144) (xy 222.492 119.88144) (xy 222.739765 119.832157) (xy 222.949809 119.691809) (xy 222.998459 119.619) (xy 223.648939 119.619) (xy 223.842235 119.748157) (xy 223.8515 119.75) (xy 223.842235 119.751843) (xy 223.632191 119.892191) (xy 223.491843 120.102235) (xy 223.44256 120.35) (xy 223.44256 121.05) (xy 223.491843 121.297765) (xy 223.632191 121.507809) (xy 223.785549 121.61028) (xy 223.68033 121.680585) (xy 223.355474 122.166766) (xy 223.2414 122.740255) (xy 223.2414 123.109745) (xy 223.355474 123.683234) (xy 223.68033 124.169415) (xy 224.166511 124.494271) (xy 224.74 124.608345) (xy 225.313489 124.494271) (xy 225.79967 124.169415) (xy 226.01 123.854634) (xy 226.22033 124.169415) (xy 226.706511 124.494271) (xy 227.28 124.608345) (xy 227.853489 124.494271) (xy 228.33967 124.169415) (xy 228.55 123.854634) (xy 228.76033 124.169415) (xy 229.246511 124.494271) (xy 229.82 124.608345) (xy 230.393489 124.494271) (xy 230.87967 124.169415) (xy 231.09 123.854634) (xy 231.30033 124.169415) (xy 231.786511 124.494271) (xy 232.36 124.608345) (xy 232.933489 124.494271) (xy 233.41967 124.169415) (xy 233.4345 124.14722) (xy 233.498073 124.300698) (xy 233.676701 124.479327) (xy 233.91009 124.576) (xy 234.61425 124.576) (xy 234.773 124.41725) (xy 234.773 123.052) (xy 235.027 123.052) (xy 235.027 124.41725) (xy 235.18575 124.576) (xy 235.88991 124.576) (xy 236.123299 124.479327) (xy 236.301927 124.300698) (xy 236.3986 124.067309) (xy 236.3986 123.442619) (xy 238.764613 123.442619) (xy 239.104155 124.264372) (xy 239.732321 124.893636) (xy 240.553481 125.234611) (xy 241.442619 125.235387) (xy 242.264372 124.895845) (xy 242.893636 124.267679) (xy 243.234611 123.446519) (xy 243.235387 122.557381) (xy 242.895845 121.735628) (xy 242.267679 121.106364) (xy 241.446519 120.765389) (xy 240.557381 120.764613) (xy 239.735628 121.104155) (xy 239.106364 121.732321) (xy 238.765389 122.553481) (xy 238.764613 123.442619) (xy 236.3986 123.442619) (xy 236.3986 123.21075) (xy 236.23985 123.052) (xy 235.027 123.052) (xy 234.773 123.052) (xy 234.753 123.052) (xy 234.753 122.798) (xy 234.773 122.798) (xy 234.773 121.43275) (xy 235.027 121.43275) (xy 235.027 122.798) (xy 236.23985 122.798) (xy 236.3986 122.63925) (xy 236.3986 121.782691) (xy 236.301927 121.549302) (xy 236.123299 121.370673) (xy 235.88991 121.274) (xy 235.18575 121.274) (xy 235.027 121.43275) (xy 234.773 121.43275) (xy 234.61425 121.274) (xy 233.91009 121.274) (xy 233.676701 121.370673) (xy 233.498073 121.549302) (xy 233.4345 121.70278) (xy 233.41967 121.680585) (xy 233.315312 121.610855) (xy 233.369699 121.588327) (xy 233.548327 121.409698) (xy 233.645 121.176309) (xy 233.645 120.98575) (xy 233.48625 120.827) (xy 232.487 120.827) (xy 232.487 120.847) (xy 232.233 120.847) (xy 232.233 120.827) (xy 232.213 120.827) (xy 232.213 120.573) (xy 232.233 120.573) (xy 232.233 120.553) (xy 232.487 120.553) (xy 232.487 120.573) (xy 233.48625 120.573) (xy 233.645 120.41425) (xy 233.645 120.223691) (xy 233.548327 119.990302) (xy 233.369699 119.811673) (xy 233.229791 119.753721) (xy 233.257765 119.748157) (xy 233.467809 119.607809) (xy 233.608157 119.397765) (xy 233.65744 119.15) (xy 233.65744 118.45) (xy 233.608157 118.202235) (xy 233.494948 118.032807) (xy 233.494996 117.977121) (xy 233.608157 117.807765) (xy 233.621302 117.741681) (xy 235.493408 119.613787) (xy 235.49341 119.61379) (xy 235.780525 119.805633) (xy 236.1192 119.873) (xy 238.303595 119.873) (xy 238.3036 119.873001) (xy 238.61191 119.811673) (xy 238.642275 119.805633) (xy 238.92939 119.61379) (xy 238.929391 119.613789) (xy 240.097787 118.445392) (xy 240.09779 118.44539) (xy 240.2214 118.260393) (xy 240.2214 118.320309) (xy 240.318073 118.553698) (xy 240.496701 118.732327) (xy 240.73009 118.829) (xy 241.37065 118.829) (xy 241.5294 118.67025) (xy 241.5294 117.821) (xy 241.7834 117.821) (xy 241.7834 118.67025) (xy 241.94215 118.829) (xy 242.58271 118.829) (xy 242.816099 118.732327) (xy 242.994727 118.553698) (xy 243.0914 118.320309) (xy 243.0914 117.97975) (xy 242.93265 117.821) (xy 241.7834 117.821) (xy 241.5294 117.821) (xy 241.5094 117.821) (xy 241.5094 117.567) (xy 241.5294 117.567) (xy 241.5294 116.71775) (xy 241.7834 116.71775) (xy 241.7834 117.567) (xy 242.93265 117.567) (xy 243.0914 117.40825) (xy 243.0914 117.067691) (xy 242.994727 116.834302) (xy 242.816099 116.655673) (xy 242.58271 116.559) (xy 241.94215 116.559) (xy 241.7834 116.71775) (xy 241.5294 116.71775) (xy 241.37065 116.559) (xy 240.73009 116.559) (xy 240.496701 116.655673) (xy 240.357 116.795375) (xy 240.357 115.589564) (xy 240.398591 115.651809) (xy 240.608635 115.792157) (xy 240.8564 115.84144) (xy 242.4564 115.84144) (xy 242.704165 115.792157) (xy 242.914209 115.651809) (xy 243.054557 115.441765) (xy 243.10384 115.194) (xy 243.10384 114.194) (xy 243.054557 113.946235) (xy 242.914209 113.736191) (xy 242.704165 113.595843) (xy 242.4564 113.54656) (xy 240.8564 113.54656) (xy 240.608635 113.595843) (xy 240.398591 113.736191) (xy 240.349941 113.809) (xy 240.317098 113.809) (xy 240.289633 113.670926) (xy 240.289633 113.670925) (xy 240.09779 113.38381) (xy 240.097787 113.383808) (xy 239.076995 112.363016) (xy 239.123345 112.13) (xy 239.009271 111.556511) (xy 238.684415 111.07033) (xy 238.369634 110.86) (xy 238.684415 110.64967) (xy 239.009271 110.163489) (xy 239.123345 109.59) (xy 239.009271 109.016511) (xy 238.684415 108.53033) (xy 238.369634 108.32) (xy 238.684415 108.10967) (xy 239.009271 107.623489) (xy 239.123345 107.05) (xy 239.009271 106.476511) (xy 238.684415 105.99033) (xy 238.374931 105.783539) (xy 238.790732 105.412036) (xy 239.044709 104.884791) (xy 239.047358 104.869026) (xy 238.926217 104.637) (xy 237.567 104.637) (xy 237.567 104.657) (xy 237.313 104.657) (xy 237.313 104.637) (xy 237.293 104.637) (xy 237.293 104.383) (xy 237.313 104.383) (xy 237.313 104.363) (xy 237.567 104.363) (xy 237.567 104.383) (xy 238.926217 104.383) (xy 239.047358 104.150974) (xy 239.044709 104.135209) (xy 238.790732 103.607964) (xy 238.374931 103.236461) (xy 238.684415 103.02967) (xy 239.009271 102.543489) (xy 239.123345 101.97) (xy 239.009271 101.396511) (xy 238.684415 100.91033) (xy 238.667434 100.898984) (xy 238.703765 100.891757) (xy 238.913809 100.751409) (xy 239.054157 100.541365) (xy 239.10344 100.2936) (xy 239.10344 98.5664) (xy 239.054157 98.318635) (xy 238.913809 98.108591) (xy 238.703765 97.968243) (xy 238.456 97.91896) (xy 236.424 97.91896) (xy 236.176235 97.968243) (xy 235.966191 98.108591) (xy 235.825843 98.318635) (xy 235.77656 98.5664) (xy 235.77656 99.815) (xy 233.652541 99.815) (xy 233.59 99.80256) (xy 229.539139 99.80256) (xy 229.435 99.69842) (xy 229.435 98.575003) (xy 229.435001 98.574998) (xy 229.367633 98.236324) (xy 229.367633 98.236323) (xy 229.17579 97.949208) (xy 229.175787 97.949206) (xy 225.445792 94.21921) (xy 225.398183 94.187399) (xy 225.158677 94.027367) (xy 225.102486 94.01619) (xy 224.820002 93.959999) (xy 224.819997 93.96) (xy 219.190005 93.96) (xy 219.19 93.959999) (xy 218.907516 94.01619) (xy 218.851325 94.027367) (xy 218.56421 94.21921) (xy 218.564208 94.219213) (xy 218.084833 94.698588) (xy 217.842235 94.746843) (xy 217.755 94.805132) (xy 217.667765 94.746843) (xy 217.42 94.69756) (xy 217.247362 94.69756) (xy 217.161155 94.611353) (xy 217.238803 94.424356) (xy 217.239197 93.972825) (xy 217.184315 93.84) (xy 220.7776 93.84) (xy 221.068439 93.782148) (xy 221.315001 93.617401) (xy 221.489783 93.442619) (xy 238.764613 93.442619) (xy 239.104155 94.264372) (xy 239.732321 94.893636) (xy 240.553481 95.234611) (xy 241.442619 95.235387) (xy 242.264372 94.895845) (xy 242.893636 94.267679) (xy 243.234611 93.446519) (xy 243.235387 92.557381) (xy 242.895845 91.735628) (xy 242.267679 91.106364) (xy 241.446519 90.765389) (xy 240.557381 90.764613) (xy 239.735628 91.104155) (xy 239.106364 91.732321) (xy 238.765389 92.553481) (xy 238.764613 93.442619) (xy 221.489783 93.442619) (xy 221.590503 93.341899) (xy 221.60056 93.3439) (xy 222.79944 93.3439) (xy 223.047205 93.294617) (xy 223.257249 93.154269) (xy 223.397597 92.944225) (xy 223.44688 92.69646) (xy 223.44688 92.309728) (xy 223.530591 92.435009) (xy 223.740635 92.575357) (xy 223.9884 92.62464) (xy 225.2884 92.62464) (xy 225.536165 92.575357) (xy 225.746209 92.435009) (xy 225.886557 92.224965) (xy 225.93584 91.9772) (xy 225.93584 91.2772) (xy 225.886557 91.029435) (xy 225.746209 90.819391) (xy 225.536165 90.679043) (xy 225.508191 90.673479) (xy 225.648099 90.615527) (xy 225.826727 90.436898) (xy 225.9234 90.203509) (xy 225.9234 90.01295) (xy 225.76465 89.8542) (xy 224.7654 89.8542) (xy 224.7654 89.8742) (xy 224.5114 89.8742) (xy 224.5114 89.8542) (xy 224.4914 89.8542) (xy 224.4914 89.6002) (xy 224.5114 89.6002) (xy 224.5114 88.90095) (xy 224.7654 88.90095) (xy 224.7654 89.6002) (xy 225.76465 89.6002) (xy 225.9234 89.44145) (xy 225.9234 89.250891) (xy 225.826727 89.017502) (xy 225.648099 88.838873) (xy 225.41471 88.7422) (xy 224.92415 88.7422) (xy 224.7654 88.90095) (xy 224.5114 88.90095) (xy 224.35265 88.7422) (xy 223.86209 88.7422) (xy 223.628701 88.838873) (xy 223.450073 89.017502) (xy 223.395658 89.148872) (xy 223.257249 88.941731) (xy 223.047205 88.801383) (xy 222.79944 88.7521) (xy 221.60056 88.7521) (xy 221.352795 88.801383) (xy 221.142751 88.941731) (xy 221.002403 89.151775) (xy 220.95312 89.39954) (xy 220.95312 90.59842) (xy 221.002403 90.846185) (xy 221.137253 91.048) (xy 221.002403 91.249815) (xy 220.95312 91.49758) (xy 220.95312 91.829678) (xy 220.90664 91.876158) (xy 220.90664 91.394) (xy 220.857357 91.146235) (xy 220.717009 90.936191) (xy 220.506965 90.795843) (xy 220.478991 90.790279) (xy 220.618899 90.732327) (xy 220.797527 90.553698) (xy 220.8942 90.320309) (xy 220.8942 90.12975) (xy 220.73545 89.971) (xy 219.7362 89.971) (xy 219.7362 89.991) (xy 219.4822 89.991) (xy 219.4822 89.971) (xy 219.4622 89.971) (xy 219.4622 89.717) (xy 219.4822 89.717) (xy 219.4822 89.01775) (xy 219.7362 89.01775) (xy 219.7362 89.717) (xy 220.73545 89.717) (xy 220.8942 89.55825) (xy 220.8942 89.367691) (xy 220.797527 89.134302) (xy 220.618899 88.955673) (xy 220.38551 88.859) (xy 219.89495 88.859) (xy 219.7362 89.01775) (xy 219.4822 89.01775) (xy 219.32345 88.859) (xy 218.83289 88.859) (xy 218.599501 88.955673) (xy 218.420873 89.134302) (xy 218.348754 89.308413) (xy 218.317597 89.151775) (xy 218.177249 88.941731) (xy 217.967205 88.801383) (xy 217.71944 88.7521) (xy 216.52056 88.7521) (xy 216.272795 88.801383) (xy 216.062751 88.941731) (xy 215.922403 89.151775) (xy 215.87312 89.39954) (xy 215.87312 90.59842) (xy 215.922403 90.846185) (xy 216.057253 91.048) (xy 215.922403 91.249815) (xy 215.92173 91.2532) (xy 215.862562 91.2532) (xy 215.828157 91.080235) (xy 215.687809 90.870191) (xy 215.477765 90.729843) (xy 215.449791 90.724279) (xy 215.589699 90.666327) (xy 215.768327 90.487698) (xy 215.865 90.254309) (xy 215.865 90.06375) (xy 215.70625 89.905) (xy 214.707 89.905) (xy 214.707 89.925) (xy 214.453 89.925) (xy 214.453 89.905) (xy 214.433 89.905) (xy 214.433 89.651) (xy 214.453 89.651) (xy 214.453 88.95175) (xy 214.707 88.95175) (xy 214.707 89.651) (xy 215.70625 89.651) (xy 215.865 89.49225) (xy 215.865 89.301691) (xy 215.768327 89.068302) (xy 215.589699 88.889673) (xy 215.35631 88.793) (xy 214.86575 88.793) (xy 214.707 88.95175) (xy 214.453 88.95175) (xy 214.29425 88.793) (xy 213.80369 88.793) (xy 213.570301 88.889673) (xy 213.391673 89.068302) (xy 213.295 89.301691) (xy 213.295 89.363101) (xy 213.277276 89.351259) (xy 213.237597 89.151775) (xy 213.097249 88.941731) (xy 212.887205 88.801383) (xy 212.63944 88.7521) (xy 211.44056 88.7521) (xy 211.192795 88.801383) (xy 210.982751 88.941731) (xy 210.842403 89.151775) (xy 210.79312 89.39954) (xy 210.79312 90.59842) (xy 210.842403 90.846185) (xy 210.977253 91.048) (xy 210.842403 91.249815) (xy 210.79312 91.49758) (xy 210.79312 91.696) (xy 198.29665 91.696) (xy 198.29665 91.63092) (xy 198.436611 91.537401) (xy 198.928585 91.045427) (xy 199.124235 91.176157) (xy 199.372 91.22544) (xy 200.372 91.22544) (xy 200.619765 91.176157) (xy 200.829809 91.035809) (xy 200.970157 90.825765) (xy 201.01944 90.578) (xy 201.01944 90.06375) (xy 201.737 90.06375) (xy 201.737 90.70431) (xy 201.833673 90.937699) (xy 202.012302 91.116327) (xy 202.245691 91.213) (xy 202.58625 91.213) (xy 202.745 91.05425) (xy 202.745 89.905) (xy 202.999 89.905) (xy 202.999 91.05425) (xy 203.15775 91.213) (xy 203.498309 91.213) (xy 203.731698 91.116327) (xy 203.910327 90.937699) (xy 204.007 90.70431) (xy 204.007 90.06375) (xy 203.84825 89.905) (xy 202.999 89.905) (xy 202.745 89.905) (xy 201.89575 89.905) (xy 201.737 90.06375) (xy 201.01944 90.06375) (xy 201.01944 88.978) (xy 200.970157 88.730235) (xy 200.956636 88.71) (xy 201.79569 88.71) ) ) (filled_polygon (pts (xy 221.891843 110.487765) (xy 222.032191 110.697809) (xy 222.242235 110.838157) (xy 222.49 110.88744) (xy 223.19 110.88744) (xy 223.437765 110.838157) (xy 223.647809 110.697809) (xy 223.788157 110.487765) (xy 223.79 110.4785) (xy 223.791843 110.487765) (xy 223.932191 110.697809) (xy 224.142235 110.838157) (xy 224.39 110.88744) (xy 225.09 110.88744) (xy 225.337765 110.838157) (xy 225.547809 110.697809) (xy 225.688157 110.487765) (xy 225.690696 110.475) (xy 228.527459 110.475) (xy 228.59 110.48744) (xy 230.257203 110.48744) (xy 230.272367 110.563675) (xy 230.393841 110.745474) (xy 230.46421 110.85079) (xy 234.2682 114.654779) (xy 234.2682 115.88542) (xy 233.65744 115.27466) (xy 233.65744 114.96) (xy 233.608157 114.712235) (xy 233.467809 114.502191) (xy 233.257765 114.361843) (xy 233.01 114.31256) (xy 231.71 114.31256) (xy 231.50493 114.353351) (xy 230.89099 113.73941) (xy 230.867927 113.724) (xy 230.603875 113.547567) (xy 230.547684 113.53639) (xy 230.2652 113.480199) (xy 230.265195 113.4802) (xy 229.943086 113.4802) (xy 230.0486 112.949745) (xy 230.0486 112.580255) (xy 229.934526 112.006766) (xy 229.60967 111.520585) (xy 229.123489 111.195729) (xy 228.55 111.081655) (xy 227.976511 111.195729) (xy 227.49033 111.520585) (xy 227.28 111.835366) (xy 227.06967 111.520585) (xy 226.583489 111.195729) (xy 226.01 111.081655) (xy 225.436511 111.195729) (xy 224.95033 111.520585) (xy 224.938984 111.537566) (xy 224.931757 111.501235) (xy 224.791409 111.291191) (xy 224.581365 111.150843) (xy 224.3336 111.10156) (xy 222.6064 111.10156) (xy 222.358635 111.150843) (xy 222.148591 111.291191) (xy 222.008243 111.501235) (xy 221.95896 111.749) (xy 221.95896 113.781) (xy 222.008243 114.028765) (xy 222.148591 114.238809) (xy 222.31874 114.3525) (xy 222.148591 114.466191) (xy 222.008243 114.676235) (xy 221.98263 114.805) (xy 221.6064 114.805) (xy 221.172054 114.891397) (xy 220.826383 115.122367) (xy 220.803834 115.137434) (xy 218.247834 117.693434) (xy 218.001797 118.061654) (xy 217.9154 118.496) (xy 217.9154 123.02907) (xy 217.24947 123.695) (xy 217.217386 123.695) (xy 217.311757 123.553765) (xy 217.36104 123.306) (xy 217.36104 121.274) (xy 217.311757 121.026235) (xy 217.171409 120.816191) (xy 216.961365 120.675843) (xy 216.7136 120.62656) (xy 215.413762 120.62656) (xy 215.198791 120.411589) (xy 214.952229 120.246842) (xy 214.66139 120.18899) (xy 214.09824 120.18899) (xy 214.04025 120.131) (xy 213.437 120.131) (xy 213.437 120.151) (xy 213.183 120.151) (xy 213.183 120.131) (xy 213.163 120.131) (xy 213.163 119.877) (xy 213.183 119.877) (xy 213.183 118.95625) (xy 213.437 118.95625) (xy 213.437 119.877) (xy 214.04025 119.877) (xy 214.199 119.71825) (xy 214.199 119.30619) (xy 214.102327 119.072801) (xy 213.923698 118.894173) (xy 213.690309 118.7975) (xy 213.59575 118.7975) (xy 213.437 118.95625) (xy 213.183 118.95625) (xy 213.02425 118.7975) (xy 212.929691 118.7975) (xy 212.696302 118.894173) (xy 212.670268 118.920207) (xy 212.541765 118.834343) (xy 212.294 118.78506) (xy 212.220999 118.78506) (xy 212.220999 116.884603) (xy 213.847401 115.258201) (xy 214.012148 115.01164) (xy 214.07 114.7208) (xy 214.07 114.611187) (xy 214.162157 114.473265) (xy 214.21144 114.2255) (xy 214.21144 113.0825) (xy 214.162157 112.834735) (xy 214.021809 112.624691) (xy 213.824122 112.4926) (xy 215.950795 112.4926) (xy 215.9508 112.492601) (xy 216.233284 112.43641) (xy 216.289475 112.425233) (xy 216.57659 112.23339) (xy 216.576591 112.233389) (xy 218.334979 110.475) (xy 221.889304 110.475) ) ) (filled_polygon (pts (xy 195.174747 111.956201) (xy 195.421308 112.120948) (xy 195.456761 112.128) (xy 195.712148 112.1788) (xy 197.635 112.1788) (xy 202.427201 116.971001) (xy 202.673762 117.135748) (xy 202.964602 117.1936) (xy 209.539998 117.1936) (xy 210.01 117.663602) (xy 210.01 118.85122) (xy 209.880309 118.7975) (xy 209.78575 118.7975) (xy 209.627 118.95625) (xy 209.627 119.877) (xy 209.647 119.877) (xy 209.647 120.131) (xy 209.627 120.131) (xy 209.627 120.151) (xy 209.373 120.151) (xy 209.373 120.131) (xy 209.353 120.131) (xy 209.353 119.877) (xy 209.373 119.877) (xy 209.373 118.95625) (xy 209.21425 118.7975) (xy 209.119691 118.7975) (xy 208.886302 118.894173) (xy 208.860268 118.920207) (xy 208.731765 118.834343) (xy 208.484 118.78506) (xy 207.976 118.78506) (xy 207.961307 118.787983) (xy 208.043203 118.590756) (xy 208.043597 118.139225) (xy 207.871167 117.721914) (xy 207.552165 117.402355) (xy 207.135156 117.229197) (xy 206.683625 117.228803) (xy 206.266314 117.401233) (xy 205.946755 117.720235) (xy 205.773597 118.137244) (xy 205.773203 118.588775) (xy 205.893452 118.879798) (xy 205.817 118.95625) (xy 205.817 119.877) (xy 205.837 119.877) (xy 205.837 120.131) (xy 205.817 120.131) (xy 205.817 122.163) (xy 205.837 122.163) (xy 205.837 122.417) (xy 205.817 122.417) (xy 205.817 122.437) (xy 205.563 122.437) (xy 205.563 122.417) (xy 204.349076 122.417) (xy 204.204816 122.651913) (xy 204.398046 123.20432) (xy 204.787964 123.640732) (xy 204.900622 123.695) (xy 204.534532 123.695) (xy 202.767619 121.928087) (xy 204.204816 121.928087) (xy 204.349076 122.163) (xy 205.563 122.163) (xy 205.563 120.131) (xy 204.95975 120.131) (xy 204.801 120.28975) (xy 204.801 120.70181) (xy 204.880829 120.894534) (xy 204.787964 120.939268) (xy 204.398046 121.37568) (xy 204.204816 121.928087) (xy 202.767619 121.928087) (xy 200.145722 119.30619) (xy 204.801 119.30619) (xy 204.801 119.71825) (xy 204.95975 119.877) (xy 205.563 119.877) (xy 205.563 118.95625) (xy 205.40425 118.7975) (xy 205.309691 118.7975) (xy 205.076302 118.894173) (xy 204.897673 119.072801) (xy 204.801 119.30619) (xy 200.145722 119.30619) (xy 198.604166 117.764634) (xy 198.235945 117.518597) (xy 197.8016 117.4322) (xy 197.367255 117.518597) (xy 197.122405 117.6822) (xy 196.457 117.6822) (xy 196.457 117.46895) (xy 196.29825 117.3102) (xy 195.149 117.3102) (xy 195.149 117.3302) (xy 194.895 117.3302) (xy 194.895 117.3102) (xy 194.875 117.3102) (xy 194.875 117.0562) (xy 194.895 117.0562) (xy 194.895 116.20695) (xy 195.149 116.20695) (xy 195.149 117.0562) (xy 196.29825 117.0562) (xy 196.457 116.89745) (xy 196.457 116.556891) (xy 196.360327 116.323502) (xy 196.181699 116.144873) (xy 195.94831 116.0482) (xy 195.30775 116.0482) (xy 195.149 116.20695) (xy 194.895 116.20695) (xy 194.73625 116.0482) (xy 194.09569 116.0482) (xy 193.9272 116.117991) (xy 193.9272 116.04175) (xy 193.76845 115.883) (xy 192.3042 115.883) (xy 192.3042 117.41725) (xy 192.46295 117.576) (xy 193.41851 117.576) (xy 193.587 117.506209) (xy 193.587 117.6822) (xy 191.418979 117.6822) (xy 191.312779 117.576) (xy 191.89145 117.576) (xy 192.0502 117.41725) (xy 192.0502 115.883) (xy 190.58595 115.883) (xy 190.4272 116.04175) (xy 190.4272 116.69042) (xy 190.257798 116.521018) (xy 190.265002 116.4848) (xy 190.21744 116.24569) (xy 190.21744 115.8848) (xy 190.168157 115.637035) (xy 190.111 115.551494) (xy 190.111 114.444691) (xy 190.4272 114.444691) (xy 190.4272 115.47025) (xy 190.58595 115.629) (xy 192.0502 115.629) (xy 192.0502 114.09475) (xy 192.3042 114.09475) (xy 192.3042 115.629) (xy 193.76845 115.629) (xy 193.9272 115.47025) (xy 193.9272 114.444691) (xy 193.830527 114.211302) (xy 193.651899 114.032673) (xy 193.41851 113.936) (xy 192.46295 113.936) (xy 192.3042 114.09475) (xy 192.0502 114.09475) (xy 191.89145 113.936) (xy 190.93589 113.936) (xy 190.702501 114.032673) (xy 190.523873 114.211302) (xy 190.4272 114.444691) (xy 190.111 114.444691) (xy 190.111 112.57475) (xy 190.815 112.57475) (xy 190.815 113.21531) (xy 190.911673 113.448699) (xy 191.090302 113.627327) (xy 191.323691 113.724) (xy 191.66425 113.724) (xy 191.823 113.56525) (xy 191.823 112.416) (xy 192.077 112.416) (xy 192.077 113.56525) (xy 192.23575 113.724) (xy 192.576309 113.724) (xy 192.809698 113.627327) (xy 192.988327 113.448699) (xy 193.085 113.21531) (xy 193.085 112.57475) (xy 192.92625 112.416) (xy 192.077 112.416) (xy 191.823 112.416) (xy 190.97375 112.416) (xy 190.815 112.57475) (xy 190.111 112.57475) (xy 190.111 112.315) (xy 190.105828 112.289) (xy 190.111 112.263) (xy 190.111 110.59039) (xy 190.23967 110.504415) (xy 190.446461 110.194931) (xy 190.817964 110.610732) (xy 191.323307 110.854159) (xy 191.090302 110.950673) (xy 190.911673 111.129301) (xy 190.815 111.36269) (xy 190.815 112.00325) (xy 190.97375 112.162) (xy 191.823 112.162) (xy 191.823 111.01275) (xy 192.077 111.01275) (xy 192.077 112.162) (xy 192.92625 112.162) (xy 193.085 112.00325) (xy 193.085 111.36269) (xy 192.988327 111.129301) (xy 192.809698 110.950673) (xy 192.576309 110.854) (xy 192.23575 110.854) (xy 192.077 111.01275) (xy 191.823 111.01275) (xy 191.72125 110.911) (xy 191.847002 110.911) (xy 191.847002 110.746218) (xy 192.079026 110.867358) (xy 192.094791 110.864709) (xy 192.622036 110.610732) (xy 193.011954 110.17432) (xy 193.110666 109.89212) ) ) (filled_polygon (pts (xy 211.375857 100.185659) (xy 211.317765 100.146843) (xy 211.07 100.09756) (xy 210.47 100.09756) (xy 210.222235 100.146843) (xy 210.012191 100.287191) (xy 209.871843 100.497235) (xy 209.82256 100.745) (xy 209.82256 101.19086) (xy 209.53381 101.47961) (xy 209.341967 101.766725) (xy 209.33472 101.803157) (xy 209.274599 102.1054) (xy 209.2746 102.105405) (xy 209.2746 109.321595) (xy 209.274599 109.3216) (xy 209.321757 109.558674) (xy 209.341967 109.660275) (xy 209.482361 109.87039) (xy 209.53381 109.94739) (xy 211.819808 112.233387) (xy 211.81981 112.23339) (xy 212.039645 112.380278) (xy 212.106925 112.425233) (xy 212.156328 112.43506) (xy 211.786 112.43506) (xy 211.538235 112.484343) (xy 211.409732 112.570207) (xy 211.383698 112.544173) (xy 211.150309 112.4475) (xy 211.05575 112.4475) (xy 210.897 112.60625) (xy 210.897 113.527) (xy 210.917 113.527) (xy 210.917 113.781) (xy 210.897 113.781) (xy 210.897 114.70175) (xy 210.915224 114.719974) (xy 210.505998 115.1292) (xy 203.935602 115.1292) (xy 199.681766 110.875364) (xy 199.913489 110.829271) (xy 200.39967 110.504415) (xy 200.61 110.189634) (xy 200.82033 110.504415) (xy 201.306511 110.829271) (xy 201.798506 110.927135) (xy 201.77176 111.0616) (xy 201.77176 112.6616) (xy 201.821043 112.909365) (xy 201.961391 113.119409) (xy 202.171435 113.259757) (xy 202.4192 113.30904) (xy 203.4192 113.30904) (xy 203.666965 113.259757) (xy 203.877009 113.119409) (xy 203.958559 112.997361) (xy 204.78856 113.827362) (xy 204.78856 114.2255) (xy 204.837843 114.473265) (xy 204.978191 114.683309) (xy 205.188235 114.823657) (xy 205.436 114.87294) (xy 205.944 114.87294) (xy 206.191765 114.823657) (xy 206.320268 114.737793) (xy 206.346302 114.763827) (xy 206.579691 114.8605) (xy 206.67425 114.8605) (xy 206.833 114.70175) (xy 206.833 113.781) (xy 206.813 113.781) (xy 206.813 113.527) (xy 206.833 113.527) (xy 206.833 113.507) (xy 207.087 113.507) (xy 207.087 113.527) (xy 207.107 113.527) (xy 207.107 113.781) (xy 207.087 113.781) (xy 207.087 114.70175) (xy 207.24575 114.8605) (xy 207.340309 114.8605) (xy 207.573698 114.763827) (xy 207.599732 114.737793) (xy 207.728235 114.823657) (xy 207.976 114.87294) (xy 208.484 114.87294) (xy 208.731765 114.823657) (xy 208.865 114.734632) (xy 208.998235 114.823657) (xy 209.246 114.87294) (xy 209.754 114.87294) (xy 210.001765 114.823657) (xy 210.130268 114.737793) (xy 210.156302 114.763827) (xy 210.389691 114.8605) (xy 210.48425 114.8605) (xy 210.643 114.70175) (xy 210.643 113.781) (xy 210.623 113.781) (xy 210.623 113.527) (xy 210.643 113.527) (xy 210.643 112.60625) (xy 210.48425 112.4475) (xy 210.389691 112.4475) (xy 210.26 112.50122) (xy 210.26 112.467147) (xy 210.410845 112.316565) (xy 210.584003 111.899556) (xy 210.584397 111.448025) (xy 210.411967 111.030714) (xy 210.092965 110.711155) (xy 209.675956 110.537997) (xy 209.224425 110.537603) (xy 208.99 110.634466) (xy 208.99 101.22506) (xy 209.190845 101.024565) (xy 209.364003 100.607556) (xy 209.364397 100.156025) (xy 209.191967 99.738714) (xy 208.872965 99.419155) (xy 208.455956 99.245997) (xy 208.004425 99.245603) (xy 207.9732 99.258505) (xy 207.9732 97.6512) (xy 207.954263 97.556) (xy 207.915348 97.36036) (xy 207.750601 97.113799) (xy 207.739348 97.102546) (xy 207.739597 96.817625) (xy 207.567167 96.400314) (xy 207.380379 96.2132) (xy 207.403398 96.2132) ) ) (filled_polygon (pts (xy 205.642755 96.398635) (xy 205.469597 96.815644) (xy 205.469203 97.267175) (xy 205.641633 97.684486) (xy 205.960635 98.004045) (xy 206.377644 98.177203) (xy 206.4532 98.177269) (xy 206.4532 110.4266) (xy 206.20495 110.4266) (xy 206.0462 110.58535) (xy 206.0462 111.7346) (xy 206.0662 111.7346) (xy 206.0662 111.9886) (xy 206.0462 111.9886) (xy 206.0462 112.0086) (xy 205.7922 112.0086) (xy 205.7922 111.9886) (xy 205.7722 111.9886) (xy 205.7722 111.7346) (xy 205.7922 111.7346) (xy 205.7922 110.665425) (xy 205.821927 110.635698) (xy 205.9186 110.402309) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.547 110.75225) (xy 204.70575 110.911) (xy 204.794261 110.911) (xy 204.7842 110.93529) (xy 204.7842 111.57585) (xy 204.942948 111.734598) (xy 204.8454 111.734598) (xy 204.435001 111.324199) (xy 204.188439 111.159452) (xy 204.06664 111.135224) (xy 204.06664 111.0616) (xy 204.036684 110.911) (xy 204.13425 110.911) (xy 204.293 110.75225) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 107.76775) (xy 204.547 107.76775) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.117691) (xy 205.821927 107.884302) (xy 205.643299 107.705673) (xy 205.40991 107.609) (xy 204.70575 107.609) (xy 204.547 107.76775) (xy 204.293 107.76775) (xy 204.13425 107.609) (xy 203.853226 107.609) (xy 203.851348 107.599561) (xy 203.686601 107.352999) (xy 202.589591 106.255989) (xy 203.520987 105.324592) (xy 203.52099 105.32459) (xy 203.712833 105.037475) (xy 203.734877 104.926652) (xy 203.780201 104.6988) (xy 203.7802 104.698795) (xy 203.7802 101.092005) (xy 203.780201 101.092) (xy 203.712833 100.753325) (xy 203.680543 100.705) (xy 203.52099 100.46621) (xy 203.520987 100.466208) (xy 202.692984 99.638204) (xy 202.693055 99.556328) (xy 202.469247 99.014669) (xy 202.320858 98.86602) (xy 202.369763 98.817115) (xy 202.255015 98.702367) (xy 202.50509 98.623543) (xy 202.704577 98.072463) (xy 202.677989 97.486991) (xy 202.50509 97.069577) (xy 202.255013 96.990752) (xy 201.399205 97.84656) (xy 201.413348 97.860703) (xy 201.233743 98.040308) (xy 201.2196 98.026165) (xy 201.205458 98.040308) (xy 201.025853 97.860703) (xy 201.039995 97.84656) (xy 201.025853 97.832418) (xy 201.205458 97.652813) (xy 201.2196 97.666955) (xy 202.075408 96.811147) (xy 201.996583 96.56107) (xy 201.445503 96.361583) (xy 201.009834 96.381368) (xy 201.178002 96.2132) (xy 205.828514 96.2132) ) ) (filled_polygon (pts (xy 159.370191 101.441809) (xy 159.580235 101.582157) (xy 159.756066 101.617132) (xy 158.415799 102.957399) (xy 158.251052 103.203961) (xy 158.1932 103.4948) (xy 158.1932 109.5257) (xy 158.251052 109.816539) (xy 158.415799 110.063101) (xy 160.010203 111.657505) (xy 159.893191 111.735691) (xy 159.752843 111.945735) (xy 159.750863 111.955688) (xy 159.544565 111.817843) (xy 159.2968 111.76856) (xy 157.6968 111.76856) (xy 157.634259 111.781) (xy 157.169535 111.781) (xy 157.229187 111.721348) (xy 157.32586 111.487959) (xy 157.32586 110.64791) (xy 157.16711 110.48916) (xy 156.31748 110.48916) (xy 156.31748 110.50916) (xy 156.06348 110.50916) (xy 156.06348 110.48916) (xy 155.21385 110.48916) (xy 155.0551 110.64791) (xy 155.0551 111.487959) (xy 155.151773 111.721348) (xy 155.211425 111.781) (xy 154.573407 111.781) (xy 154.688057 111.609415) (xy 154.73734 111.36165) (xy 154.73734 109.36267) (xy 154.712216 109.236361) (xy 155.0551 109.236361) (xy 155.0551 110.07641) (xy 155.21385 110.23516) (xy 156.06348 110.23516) (xy 156.06348 108.88642) (xy 156.31748 108.88642) (xy 156.31748 110.23516) (xy 157.16711 110.23516) (xy 157.32586 110.07641) (xy 157.32586 109.236361) (xy 157.229187 109.002972) (xy 157.050559 108.824343) (xy 156.81717 108.72767) (xy 156.47623 108.72767) (xy 156.31748 108.88642) (xy 156.06348 108.88642) (xy 155.90473 108.72767) (xy 155.56379 108.72767) (xy 155.330401 108.824343) (xy 155.151773 109.002972) (xy 155.0551 109.236361) (xy 154.712216 109.236361) (xy 154.688057 109.114905) (xy 154.547709 108.904861) (xy 154.34952 108.772434) (xy 154.34952 106.25228) (xy 159.285996 101.315804) ) ) (filled_polygon (pts (xy 191.847 109.133) (xy 191.867 109.133) (xy 191.867 109.387) (xy 191.847 109.387) (xy 191.847 109.407) (xy 191.593 109.407) (xy 191.593 109.387) (xy 191.573 109.387) (xy 191.573 109.133) (xy 191.593 109.133) (xy 191.593 109.113) (xy 191.847 109.113) ) ) (filled_polygon (pts (xy 194.3047 105.88185) (xy 194.46345 106.0406) (xy 195.3127 106.0406) (xy 195.3127 106.0206) (xy 195.5667 106.0206) (xy 195.5667 106.0406) (xy 196.41595 106.0406) (xy 196.5747 105.88185) (xy 196.5747 105.44) (xy 196.937298 105.44) (xy 197.29226 105.794962) (xy 197.29226 106.9676) (xy 197.341543 107.215365) (xy 197.481891 107.425409) (xy 197.691935 107.565757) (xy 197.9397 107.61504) (xy 198.9397 107.61504) (xy 199.187465 107.565757) (xy 199.397509 107.425409) (xy 199.537857 107.215365) (xy 199.570233 107.0526) (xy 201.236598 107.0526) (xy 201.780454 107.596456) (xy 201.306511 107.690729) (xy 200.82033 108.015585) (xy 200.61 108.330366) (xy 200.39967 108.015585) (xy 199.913489 107.690729) (xy 199.34 107.576655) (xy 198.766511 107.690729) (xy 198.28033 108.015585) (xy 198.07 108.330366) (xy 197.85967 108.015585) (xy 197.373489 107.690729) (xy 196.8 107.576655) (xy 196.226511 107.690729) (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 195.3014 109.200998) (xy 192.553752 106.45335) (xy 194.3047 106.45335) (xy 194.3047 107.09391) (xy 194.401373 107.327299) (xy 194.580002 107.505927) (xy 194.813391 107.6026) (xy 195.15395 107.6026) (xy 195.3127 107.44385) (xy 195.3127 106.2946) (xy 195.5667 106.2946) (xy 195.5667 107.44385) (xy 195.72545 107.6026) (xy 196.066009 107.6026) (xy 196.299398 107.505927) (xy 196.478027 107.327299) (xy 196.5747 107.09391) (xy 196.5747 106.45335) (xy 196.41595 106.2946) (xy 195.5667 106.2946) (xy 195.3127 106.2946) (xy 194.46345 106.2946) (xy 194.3047 106.45335) (xy 192.553752 106.45335) (xy 192.077842 105.97744) (xy 192.105 105.97744) (xy 192.352765 105.928157) (xy 192.562809 105.787809) (xy 192.703157 105.577765) (xy 192.73056 105.44) (xy 194.3047 105.44) ) ) (filled_polygon (pts (xy 219.112235 102.843157) (xy 219.36 102.89244) (xy 219.640161 102.89244) (xy 219.697971 103.03235) (xy 219.618591 103.085391) (xy 219.478243 103.295435) (xy 219.42896 103.5432) (xy 219.42896 105.1432) (xy 219.430114 105.149) (xy 218.7114 105.149) (xy 218.7114 104.62895) (xy 218.55265 104.4702) (xy 217.7034 104.4702) (xy 217.7034 104.4902) (xy 217.4494 104.4902) (xy 217.4494 104.4702) (xy 217.4294 104.4702) (xy 217.4294 104.2162) (xy 217.4494 104.2162) (xy 217.4494 103.06695) (xy 217.7034 103.06695) (xy 217.7034 104.2162) (xy 218.55265 104.2162) (xy 218.7114 104.05745) (xy 218.7114 103.41689) (xy 218.614727 103.183501) (xy 218.436098 103.004873) (xy 218.202709 102.9082) (xy 217.86215 102.9082) (xy 217.7034 103.06695) (xy 217.4494 103.06695) (xy 217.29065 102.9082) (xy 216.950091 102.9082) (xy 216.716702 103.004873) (xy 216.538073 103.183501) (xy 216.4414 103.41689) (xy 216.4414 104.05745) (xy 216.600148 104.216198) (xy 216.567377 104.216198) (xy 215.165317 102.814137) (xy 215.223028 102.790232) (xy 215.302235 102.843157) (xy 215.55 102.89244) (xy 216.15 102.89244) (xy 216.397765 102.843157) (xy 216.485 102.784868) (xy 216.572235 102.843157) (xy 216.82 102.89244) (xy 217.42 102.89244) (xy 217.667765 102.843157) (xy 217.755 102.784868) (xy 217.842235 102.843157) (xy 218.09 102.89244) (xy 218.69 102.89244) (xy 218.937765 102.843157) (xy 219.025 102.784868) ) ) (filled_polygon (pts (xy 236.195585 103.02967) (xy 236.505069 103.236461) (xy 236.089268 103.607964) (xy 235.835291 104.135209) (xy 235.832642 104.150974) (xy 235.953782 104.382998) (xy 235.789 104.382998) (xy 235.789 104.48942) (xy 235.18379 103.88421) (xy 235.147557 103.86) (xy 234.896675 103.692367) (xy 234.8166 103.676439) (xy 234.558 103.624999) (xy 234.557995 103.625) (xy 234.2214 103.625) (xy 234.225 103.616309) (xy 234.225 103.52375) (xy 234.06625 103.365) (xy 231.217 103.365) (xy 231.217 103.387) (xy 230.963 103.387) (xy 230.963 103.365) (xy 230.943 103.365) (xy 230.943 103.115) (xy 230.963 103.115) (xy 230.963 103.093) (xy 231.217 103.093) (xy 231.217 103.115) (xy 234.06625 103.115) (xy 234.225 102.95625) (xy 234.225 102.863691) (xy 234.2214 102.855) (xy 236.078874 102.855) ) ) (filled_polygon (pts (xy 178.975 102.95969) (xy 178.975 103.60025) (xy 179.13375 103.759) (xy 179.983 103.759) (xy 179.983 103.739) (xy 180.237 103.739) (xy 180.237 103.759) (xy 180.257 103.759) (xy 180.257 104.013) (xy 180.237 104.013) (xy 180.237 104.033) (xy 179.983 104.033) (xy 179.983 104.013) (xy 179.13375 104.013) (xy 178.975 104.17175) (xy 178.975 104.251001) (xy 176.239001 104.251001) (xy 177.650002 102.84) (xy 179.024577 102.84) ) ) (filled_polygon (pts (xy 188.607235 97.228157) (xy 188.678603 97.242353) (xy 188.70125 97.265) (xy 188.73131 97.265) (xy 188.751148 97.256783) (xy 188.855 97.27744) (xy 189.105 97.27744) (xy 189.23 97.252576) (xy 189.355 97.27744) (xy 189.605 97.27744) (xy 189.73 97.252576) (xy 189.855 97.27744) (xy 190.105 97.27744) (xy 190.23 97.252576) (xy 190.355 97.27744) (xy 190.605 97.27744) (xy 190.73 97.252576) (xy 190.855 97.27744) (xy 191.105 97.27744) (xy 191.23 97.252576) (xy 191.355 97.27744) (xy 191.605 97.27744) (xy 191.665587 97.265389) (xy 192.326599 97.926401) (xy 192.331843 97.952765) (xy 192.416859 98.08) (xy 192.331843 98.207235) (xy 192.317647 98.278603) (xy 192.295 98.30125) (xy 192.295 98.33131) (xy 192.303217 98.351148) (xy 192.28256 98.455) (xy 192.28256 98.705) (xy 192.307424 98.83) (xy 192.28256 98.955) (xy 192.28256 99.205) (xy 192.303217 99.308852) (xy 192.295 99.32869) (xy 192.295 99.35875) (xy 192.317647 99.381397) (xy 192.331843 99.452765) (xy 192.416859 99.58) (xy 192.331843 99.707235) (xy 192.317647 99.778603) (xy 192.295 99.80125) (xy 192.295 99.83131) (xy 192.303217 99.851148) (xy 192.28256 99.955) (xy 192.28256 100.205) (xy 192.307424 100.33) (xy 192.28256 100.455) (xy 192.28256 100.705) (xy 192.307424 100.83) (xy 192.28256 100.955) (xy 192.28256 101.205) (xy 192.307424 101.33) (xy 192.28256 101.455) (xy 192.28256 101.705) (xy 192.307424 101.83) (xy 192.28256 101.955) (xy 192.28256 102.205) (xy 192.307424 102.33) (xy 192.28256 102.455) (xy 192.28256 102.705) (xy 192.307424 102.83) (xy 192.284549 102.944999) (xy 191.055001 102.944999) (xy 190.826752 102.990401) (xy 190.764161 103.002851) (xy 190.5176 103.167598) (xy 190.442599 103.242599) (xy 190.348173 103.383918) (xy 190.23 103.407424) (xy 190.105 103.38256) (xy 189.855 103.38256) (xy 189.73 103.407424) (xy 189.633863 103.388301) (xy 189.6344 103.3856) (xy 189.6344 102.5652) (xy 189.576548 102.274361) (xy 189.411801 102.027799) (xy 188.751401 101.367399) (xy 188.504839 101.202652) (xy 188.214 101.1448) (xy 187.518 101.1448) (xy 187.22716 101.202652) (xy 186.980599 101.367399) (xy 186.17744 102.170558) (xy 186.17744 101.955) (xy 186.152576 101.83) (xy 186.17744 101.705) (xy 186.17744 101.455) (xy 186.156783 101.351148) (xy 186.165 101.33131) (xy 186.165 101.30125) (xy 186.142353 101.278603) (xy 186.128157 101.207235) (xy 186.043141 101.08) (xy 186.128157 100.952765) (xy 186.142353 100.881397) (xy 186.165 100.85875) (xy 186.165 100.82869) (xy 186.156783 100.808852) (xy 186.17744 100.705) (xy 186.17744 100.455) (xy 186.152576 100.33) (xy 186.17744 100.205) (xy 186.17744 99.957298) (xy 186.260056 99.991603) (xy 186.711587 99.991997) (xy 187.128898 99.819567) (xy 187.448457 99.500565) (xy 187.621615 99.083556) (xy 187.622009 98.632025) (xy 187.513742 98.369999) (xy 187.536086 98.360767) (xy 187.855645 98.041765) (xy 188.028803 97.624756) (xy 188.029106 97.27744) (xy 188.105 97.27744) (xy 188.208852 97.256783) (xy 188.22869 97.265) (xy 188.25875 97.265) (xy 188.281397 97.242353) (xy 188.352765 97.228157) (xy 188.48 97.143141) ) ) (filled_polygon (pts (xy 199.93411 98.623543) (xy 200.184185 98.702367) (xy 200.069437 98.817115) (xy 200.118238 98.865916) (xy 199.97141 99.012489) (xy 199.746656 99.553757) (xy 199.746145 100.139832) (xy 199.80401 100.279877) (xy 199.779479 100.4032) (xy 199.846847 100.741874) (xy 200.003729 100.976666) (xy 199.97141 101.008929) (xy 199.746656 101.550197) (xy 199.746145 102.136272) (xy 199.777401 102.211917) (xy 199.669318 102.32) (xy 198.869921 102.32) (xy 198.900003 102.247556) (xy 198.900397 101.796025) (xy 198.727967 101.378714) (xy 198.602299 101.252826) (xy 198.772499 101.182327) (xy 198.951127 101.003698) (xy 199.0478 100.770309) (xy 199.0478 100.42975) (xy 198.88905 100.271) (xy 197.7398 100.271) (xy 197.7398 100.291) (xy 197.4858 100.291) (xy 197.4858 100.271) (xy 197.4658 100.271) (xy 197.4658 100.017) (xy 197.4858 100.017) (xy 197.4858 99.997) (xy 197.7398 99.997) (xy 197.7398 100.017) (xy 198.88905 100.017) (xy 199.0478 99.85825) (xy 199.0478 99.517691) (xy 198.951127 99.284302) (xy 198.950278 99.283453) (xy 198.956839 99.282148) (xy 199.203401 99.117401) (xy 199.864738 98.456064) ) ) (filled_polygon (pts (xy 214.707 101.368) (xy 214.727 101.368) (xy 214.727 101.622) (xy 214.707 101.622) (xy 214.707 101.642) (xy 214.453 101.642) (xy 214.453 101.622) (xy 214.433 101.622) (xy 214.433 101.368) (xy 214.453 101.368) (xy 214.453 101.348) (xy 214.707 101.348) ) ) (filled_polygon (pts (xy 211.05575 97.48) (xy 211.19631 97.48) (xy 211.413028 97.390232) (xy 211.492235 97.443157) (xy 211.734832 97.491412) (xy 214.350008 100.106587) (xy 214.35001 100.10659) (xy 214.452998 100.175404) (xy 214.452998 100.268748) (xy 214.29425 100.11) (xy 214.15369 100.11) (xy 213.936972 100.199768) (xy 213.857765 100.146843) (xy 213.61 100.09756) (xy 213.437362 100.09756) (xy 210.819802 97.48) (xy 210.897002 97.48) (xy 210.897002 97.321252) ) ) (filled_polygon (pts (xy 175.230191 94.695809) (xy 175.440235 94.836157) (xy 175.688 94.88544) (xy 175.78386 94.88544) (xy 176.666208 95.767787) (xy 176.66621 95.76779) (xy 176.761213 95.831268) (xy 176.607 95.911783) (xy 176.607 97.271) (xy 176.627 97.271) (xy 176.627 97.525) (xy 176.607 97.525) (xy 176.607 97.545) (xy 176.353 97.545) (xy 176.353 97.525) (xy 175.139076 97.525) (xy 174.994816 97.759913) (xy 175.188046 98.31232) (xy 175.28068 98.416) (xy 175.270802 98.416) (xy 174.757401 97.902599) (xy 174.510839 97.737852) (xy 174.487657 97.733241) (xy 174.568157 97.612765) (xy 174.582353 97.541397) (xy 174.605 97.51875) (xy 174.605 97.43869) (xy 174.603502 97.435073) (xy 174.61744 97.365) (xy 174.61744 97.036087) (xy 174.994816 97.036087) (xy 175.139076 97.271) (xy 176.353 97.271) (xy 176.353 95.911783) (xy 176.120974 95.790642) (xy 176.105209 95.793291) (xy 175.577964 96.047268) (xy 175.188046 96.48368) (xy 174.994816 97.036087) (xy 174.61744 97.036087) (xy 174.61744 96.915) (xy 174.597549 96.815) (xy 174.61744 96.715) (xy 174.61744 96.265) (xy 174.568157 96.017235) (xy 174.427809 95.807191) (xy 174.217765 95.666843) (xy 174.118571 95.647112) (xy 174.210403 95.425956) (xy 174.210716 95.06744) (xy 174.416 95.06744) (xy 174.663765 95.018157) (xy 174.873809 94.877809) (xy 175.014157 94.667765) (xy 175.046533 94.505) (xy 175.102696 94.505) ) ) (filled_polygon (pts (xy 209.99375 95.968) (xy 210.643 95.968) (xy 210.643 95.948) (xy 210.897 95.948) (xy 210.897 95.968) (xy 210.917 95.968) (xy 210.917 96.222) (xy 210.897 96.222) (xy 210.897 96.242) (xy 210.643 96.242) (xy 210.643 96.222) (xy 209.99375 96.222) (xy 209.835 96.38075) (xy 209.835 96.495198) (xy 209.442805 96.103003) (xy 209.634086 96.023967) (xy 209.842083 95.816333) ) ) (filled_polygon (pts (xy 181.925 93.55625) (xy 182.08375 93.715) (xy 182.933 93.715) (xy 182.933 93.695) (xy 183.187 93.695) (xy 183.187 93.715) (xy 183.207 93.715) (xy 183.207 93.969) (xy 183.187 93.969) (xy 183.187 93.989) (xy 182.933 93.989) (xy 182.933 93.969) (xy 182.08375 93.969) (xy 182.047776 94.004974) (xy 181.425602 93.3828) (xy 181.925 93.3828) ) ) (filled_polygon (pts (xy 176.481673 88.872301) (xy 176.385 89.10569) (xy 176.385 89.74625) (xy 176.54375 89.905) (xy 177.393 89.905) (xy 177.393 89.885) (xy 177.647 89.885) (xy 177.647 89.905) (xy 178.49625 89.905) (xy 178.655 89.74625) (xy 178.655 89.10569) (xy 178.558327 88.872301) (xy 178.396025 88.71) (xy 179.658259 88.71) (xy 179.562191 88.774191) (xy 179.421843 88.984235) (xy 179.37256 89.232) (xy 179.37256 90.832) (xy 179.421843 91.079765) (xy 179.562191 91.289809) (xy 179.772235 91.430157) (xy 180.02 91.47944) (xy 181.02 91.47944) (xy 181.267765 91.430157) (xy 181.477809 91.289809) (xy 181.482294 91.283096) (xy 181.70335 91.504152) (xy 181.70335 91.8628) (xy 179.2232 91.8628) (xy 178.932361 91.920652) (xy 178.685799 92.085399) (xy 178.448678 92.32252) (xy 178.288 92.29056) (xy 178.015362 92.29056) (xy 177.191802 91.467) (xy 177.23425 91.467) (xy 177.393 91.30825) (xy 177.393 90.159) (xy 177.647 90.159) (xy 177.647 91.30825) (xy 177.80575 91.467) (xy 178.146309 91.467) (xy 178.379698 91.370327) (xy 178.558327 91.191699) (xy 178.655 90.95831) (xy 178.655 90.31775) (xy 178.49625 90.159) (xy 177.647 90.159) (xy 177.393 90.159) (xy 176.54375 90.159) (xy 176.385 90.31775) (xy 176.385 90.660198) (xy 175.154201 89.429399) (xy 174.94224 89.287772) (xy 174.94224 88.9508) (xy 174.894342 88.71) (xy 176.643975 88.71) ) ) ) (zone (net 2) (net_name GND) (layer B.Cu) (tstamp 0) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 135.4844 66.7148) (xy 133.7572 143.626) (xy 266.4976 140.7304) (xy 262.6876 68.5944) (xy 149.048 60.314) ) ) (filled_polygon (pts (xy 169.401612 88.998421) (xy 169.132817 89.583854) (xy 169.251433 89.8398) (xy 170.6118 89.8398) (xy 170.6118 89.8198) (xy 170.8658 89.8198) (xy 170.8658 89.8398) (xy 170.8858 89.8398) (xy 170.8858 90.0938) (xy 170.8658 90.0938) (xy 170.8658 91.453636) (xy 171.121744 91.572775) (xy 171.603618 91.373185) (xy 171.700138 91.283687) (xy 171.804991 91.440609) (xy 172.015035 91.580957) (xy 172.2628 91.63024) (xy 174.2948 91.63024) (xy 174.542565 91.580957) (xy 174.752609 91.440609) (xy 174.892957 91.230565) (xy 174.94224 90.9828) (xy 174.94224 88.9508) (xy 174.894342 88.71) (xy 243.29 88.71) (xy 243.29 98.776373) (xy 243.06102 98.2222) (xy 242.460959 97.621091) (xy 241.676541 97.295372) (xy 240.827185 97.29463) (xy 240.0422 97.61898) (xy 239.441091 98.219041) (xy 239.115372 99.003459) (xy 239.11463 99.852815) (xy 239.43898 100.6378) (xy 240.039041 101.238909) (xy 240.823459 101.564628) (xy 241.672815 101.56537) (xy 242.4578 101.24102) (xy 243.058909 100.640959) (xy 243.29 100.08443) (xy 243.29 110.206373) (xy 243.06102 109.6522) (xy 242.460959 109.051091) (xy 241.676541 108.725372) (xy 240.827185 108.72463) (xy 240.0422 109.04898) (xy 239.441091 109.649041) (xy 239.115372 110.433459) (xy 239.11463 111.282815) (xy 239.43898 112.0678) (xy 240.039041 112.668909) (xy 240.823459 112.994628) (xy 241.672815 112.99537) (xy 242.4578 112.67102) (xy 243.058909 112.070959) (xy 243.29 111.51443) (xy 243.29 125.29) (xy 237.914734 125.29) (xy 238.039366 125.165368) (xy 238.285403 124.797148) (xy 238.3718 124.362802) (xy 238.3718 123.442619) (xy 238.764613 123.442619) (xy 239.104155 124.264372) (xy 239.732321 124.893636) (xy 240.553481 125.234611) (xy 241.442619 125.235387) (xy 242.264372 124.895845) (xy 242.893636 124.267679) (xy 243.234611 123.446519) (xy 243.235387 122.557381) (xy 242.895845 121.735628) (xy 242.267679 121.106364) (xy 241.446519 120.765389) (xy 240.557381 120.764613) (xy 239.735628 121.104155) (xy 239.106364 121.732321) (xy 238.765389 122.553481) (xy 238.764613 123.442619) (xy 238.3718 123.442619) (xy 238.3718 121.8328) (xy 238.285403 121.398454) (xy 238.039366 121.030234) (xy 235.956566 118.947434) (xy 235.588346 118.701397) (xy 235.154 118.615) (xy 233.321963 118.615) (xy 233.494803 118.198756) (xy 233.495197 117.747225) (xy 233.322767 117.329914) (xy 233.245 117.252011) (xy 233.245 112.726005) (xy 233.245001 112.726) (xy 233.177633 112.387326) (xy 233.177633 112.387325) (xy 232.98579 112.10021) (xy 232.985787 112.100208) (xy 228.83379 107.94821) (xy 228.713197 107.867633) (xy 228.546675 107.756367) (xy 228.490484 107.74519) (xy 228.419 107.73097) (xy 228.419 107.05) (xy 235.756655 107.05) (xy 235.870729 107.623489) (xy 236.195585 108.10967) (xy 236.510366 108.32) (xy 236.195585 108.53033) (xy 235.870729 109.016511) (xy 235.756655 109.59) (xy 235.870729 110.163489) (xy 236.195585 110.64967) (xy 236.510366 110.86) (xy 236.195585 111.07033) (xy 235.870729 111.556511) (xy 235.756655 112.13) (xy 235.870729 112.703489) (xy 236.195585 113.18967) (xy 236.510366 113.4) (xy 236.195585 113.61033) (xy 235.870729 114.096511) (xy 235.756655 114.67) (xy 235.870729 115.243489) (xy 236.195585 115.72967) (xy 236.510366 115.94) (xy 236.195585 116.15033) (xy 235.870729 116.636511) (xy 235.756655 117.21) (xy 235.870729 117.783489) (xy 236.195585 118.26967) (xy 236.681766 118.594526) (xy 237.255255 118.7086) (xy 237.624745 118.7086) (xy 238.198234 118.594526) (xy 238.684415 118.26967) (xy 239.009271 117.783489) (xy 239.123345 117.21) (xy 239.009271 116.636511) (xy 238.684415 116.15033) (xy 238.369634 115.94) (xy 238.684415 115.72967) (xy 239.009271 115.243489) (xy 239.123345 114.67) (xy 239.009271 114.096511) (xy 238.684415 113.61033) (xy 238.369634 113.4) (xy 238.684415 113.18967) (xy 239.009271 112.703489) (xy 239.123345 112.13) (xy 239.009271 111.556511) (xy 238.684415 111.07033) (xy 238.369634 110.86) (xy 238.684415 110.64967) (xy 239.009271 110.163489) (xy 239.123345 109.59) (xy 239.009271 109.016511) (xy 238.684415 108.53033) (xy 238.369634 108.32) (xy 238.684415 108.10967) (xy 239.009271 107.623489) (xy 239.123345 107.05) (xy 239.009271 106.476511) (xy 238.684415 105.99033) (xy 238.374931 105.783539) (xy 238.790732 105.412036) (xy 239.044709 104.884791) (xy 239.047358 104.869026) (xy 238.926217 104.637) (xy 237.567 104.637) (xy 237.567 104.657) (xy 237.313 104.657) (xy 237.313 104.637) (xy 235.953783 104.637) (xy 235.832642 104.869026) (xy 235.835291 104.884791) (xy 236.089268 105.412036) (xy 236.505069 105.783539) (xy 236.195585 105.99033) (xy 235.870729 106.476511) (xy 235.756655 107.05) (xy 228.419 107.05) (xy 228.419 102.986005) (xy 228.419001 102.986) (xy 228.419 102.985995) (xy 228.419 101.97) (xy 235.756655 101.97) (xy 235.870729 102.543489) (xy 236.195585 103.02967) (xy 236.505069 103.236461) (xy 236.089268 103.607964) (xy 235.835291 104.135209) (xy 235.832642 104.150974) (xy 235.953783 104.383) (xy 237.313 104.383) (xy 237.313 104.363) (xy 237.567 104.363) (xy 237.567 104.383) (xy 238.926217 104.383) (xy 239.047358 104.150974) (xy 239.044709 104.135209) (xy 238.790732 103.607964) (xy 238.374931 103.236461) (xy 238.684415 103.02967) (xy 239.009271 102.543489) (xy 239.123345 101.97) (xy 239.009271 101.396511) (xy 238.684415 100.91033) (xy 238.667434 100.898984) (xy 238.703765 100.891757) (xy 238.913809 100.751409) (xy 239.054157 100.541365) (xy 239.10344 100.2936) (xy 239.10344 98.5664) (xy 239.054157 98.318635) (xy 238.913809 98.108591) (xy 238.703765 97.968243) (xy 238.456 97.91896) (xy 236.424 97.91896) (xy 236.176235 97.968243) (xy 235.966191 98.108591) (xy 235.825843 98.318635) (xy 235.77656 98.5664) (xy 235.77656 100.2936) (xy 235.825843 100.541365) (xy 235.966191 100.751409) (xy 236.176235 100.891757) (xy 236.212566 100.898984) (xy 236.195585 100.91033) (xy 235.870729 101.396511) (xy 235.756655 101.97) (xy 228.419 101.97) (xy 228.419 99.176) (xy 228.351633 98.837325) (xy 228.161102 98.552173) (xy 228.161197 98.443225) (xy 227.988767 98.025914) (xy 227.669765 97.706355) (xy 227.252756 97.533197) (xy 226.801225 97.532803) (xy 226.383914 97.705233) (xy 226.064355 98.024235) (xy 225.891197 98.441244) (xy 225.890803 98.892775) (xy 226.063233 99.310086) (xy 226.382235 99.629645) (xy 226.649 99.740416) (xy 226.649 101.764504) (xy 226.49076 101.698797) (xy 226.039229 101.698403) (xy 225.621918 101.870833) (xy 225.302359 102.189835) (xy 225.129201 102.606844) (xy 225.128807 103.058375) (xy 225.301237 103.475686) (xy 225.620239 103.795245) (xy 226.037248 103.968403) (xy 226.488779 103.968797) (xy 226.649 103.902595) (xy 226.649 107.197655) (xy 226.534473 107.197555) (xy 226.1838 107.342451) (xy 226.1838 107.05) (xy 226.116433 106.711325) (xy 225.92459 106.42421) (xy 225.924587 106.424208) (xy 221.811103 102.310723) (xy 221.811197 102.202425) (xy 221.638767 101.785114) (xy 221.5602 101.70641) (xy 221.5602 98.749262) (xy 221.735676 98.676757) (xy 222.055235 98.357755) (xy 222.228393 97.940746) (xy 222.228787 97.489215) (xy 222.056357 97.071904) (xy 221.737355 96.752345) (xy 221.320346 96.579187) (xy 220.868815 96.578793) (xy 220.451504 96.751223) (xy 220.131945 97.070225) (xy 219.958787 97.487234) (xy 219.958652 97.64242) (xy 219.857567 97.793705) (xy 219.849019 97.83668) (xy 219.790199 98.13238) (xy 219.7902 98.132385) (xy 219.7902 101.707722) (xy 219.714355 101.783435) (xy 219.541197 102.200444) (xy 219.540803 102.651975) (xy 219.713233 103.069286) (xy 220.032235 103.388845) (xy 220.449244 103.562003) (xy 220.559319 103.562099) (xy 224.4138 107.416579) (xy 224.4138 108.9122) (xy 222.480533 108.9122) (xy 216.753366 103.185034) (xy 216.709319 103.155603) (xy 216.385146 102.938997) (xy 215.9508 102.8526) (xy 207.014645 102.8526) (xy 203.207559 99.045514) (xy 203.09046 98.967271) (xy 202.839339 98.799477) (xy 202.404993 98.71308) (xy 202.265728 98.71308) (xy 202.255015 98.702367) (xy 202.50509 98.623543) (xy 202.704577 98.072463) (xy 202.677989 97.486991) (xy 202.586938 97.267175) (xy 205.469203 97.267175) (xy 205.641633 97.684486) (xy 205.960635 98.004045) (xy 206.377644 98.177203) (xy 206.829175 98.177597) (xy 207.246486 98.005167) (xy 207.4692 97.782841) (xy 207.4692 99.535741) (xy 207.267555 99.737035) (xy 207.094397 100.154044) (xy 207.094003 100.605575) (xy 207.266433 101.022886) (xy 207.585435 101.342445) (xy 208.002444 101.515603) (xy 208.453975 101.515997) (xy 208.871286 101.343567) (xy 209.190845 101.024565) (xy 209.364003 100.607556) (xy 209.364397 100.156025) (xy 209.191967 99.738714) (xy 208.9892 99.535593) (xy 208.9892 96.196198) (xy 209.216775 96.196397) (xy 209.634086 96.023967) (xy 209.953645 95.704965) (xy 210.126803 95.287956) (xy 210.12718 94.856) (xy 215.157519 94.856) (xy 215.460235 95.159245) (xy 215.877244 95.332403) (xy 216.328775 95.332797) (xy 216.746086 95.160367) (xy 217.065645 94.841365) (xy 217.238803 94.424356) (xy 217.239197 93.972825) (xy 217.066767 93.555514) (xy 216.954069 93.442619) (xy 238.764613 93.442619) (xy 239.104155 94.264372) (xy 239.732321 94.893636) (xy 240.553481 95.234611) (xy 241.442619 95.235387) (xy 242.264372 94.895845) (xy 242.893636 94.267679) (xy 243.234611 93.446519) (xy 243.235387 92.557381) (xy 242.895845 91.735628) (xy 242.267679 91.106364) (xy 241.446519 90.765389) (xy 240.557381 90.764613) (xy 239.735628 91.104155) (xy 239.106364 91.732321) (xy 238.765389 92.553481) (xy 238.764613 93.442619) (xy 216.954069 93.442619) (xy 216.747765 93.235955) (xy 216.330756 93.062797) (xy 215.879225 93.062403) (xy 215.461914 93.234833) (xy 215.36057 93.336) (xy 207.8744 93.336) (xy 207.58356 93.393852) (xy 207.336999 93.558599) (xy 206.066999 94.828599) (xy 205.902252 95.075161) (xy 205.8444 95.366) (xy 205.8444 96.197341) (xy 205.642755 96.398635) (xy 205.469597 96.815644) (xy 205.469203 97.267175) (xy 202.586938 97.267175) (xy 202.50509 97.069577) (xy 202.255013 96.990752) (xy 201.399205 97.84656) (xy 201.413348 97.860703) (xy 201.233743 98.040308) (xy 201.2196 98.026165) (xy 201.205458 98.040308) (xy 201.025853 97.860703) (xy 201.039995 97.84656) (xy 200.184187 96.990752) (xy 199.93411 97.069577) (xy 199.869941 97.246842) (xy 199.434247 96.811147) (xy 200.363792 96.811147) (xy 201.2196 97.666955) (xy 202.075408 96.811147) (xy 201.996583 96.56107) (xy 201.445503 96.361583) (xy 200.860031 96.388171) (xy 200.442617 96.56107) (xy 200.363792 96.811147) (xy 199.434247 96.811147) (xy 199.2082 96.5851) (xy 199.2082 96.427476) (xy 199.284845 96.350965) (xy 199.458003 95.933956) (xy 199.458397 95.482425) (xy 199.285967 95.065114) (xy 198.966965 94.745555) (xy 198.549956 94.572397) (xy 198.098425 94.572003) (xy 197.681114 94.744433) (xy 197.361555 95.063435) (xy 197.188397 95.480444) (xy 197.188003 95.931975) (xy 197.360433 96.349286) (xy 197.4382 96.427189) (xy 197.4382 96.951675) (xy 197.438199 96.95168) (xy 197.469127 97.107161) (xy 197.505567 97.290355) (xy 197.577493 97.398) (xy 197.69741 97.57747) (xy 199.746592 99.626652) (xy 199.746145 100.139832) (xy 199.969953 100.681491) (xy 200.134399 100.846224) (xy 199.97141 101.008929) (xy 199.746656 101.550197) (xy 199.746145 102.136272) (xy 199.969953 102.677931) (xy 200.136939 102.845209) (xy 199.97141 103.010449) (xy 199.746656 103.551717) (xy 199.746584 103.634488) (xy 198.741461 102.629365) (xy 198.900003 102.247556) (xy 198.900397 101.796025) (xy 198.727967 101.378714) (xy 198.408965 101.059155) (xy 197.991956 100.885997) (xy 197.540425 100.885603) (xy 197.123114 101.058033) (xy 197.054204 101.126823) (xy 197.037365 101.109955) (xy 196.620356 100.936797) (xy 196.168825 100.936403) (xy 195.751514 101.108833) (xy 195.719437 101.140854) (xy 195.350356 100.987597) (xy 194.898825 100.987203) (xy 194.481514 101.159633) (xy 194.161955 101.478635) (xy 193.988797 101.895644) (xy 193.988403 102.347175) (xy 194.160833 102.764486) (xy 194.479835 103.084045) (xy 194.896844 103.257203) (xy 195.183851 103.257453) (xy 198.775198 106.8488) (xy 195.553614 106.8488) (xy 187.62176 98.916946) (xy 187.622009 98.632025) (xy 187.513742 98.369999) (xy 187.536086 98.360767) (xy 187.855645 98.041765) (xy 188.028803 97.624756) (xy 188.029053 97.337749) (xy 188.340802 97.026) (xy 194.884 97.026) (xy 195.174839 96.968148) (xy 195.421401 96.803401) (xy 195.723854 96.500948) (xy 196.008775 96.501197) (xy 196.426086 96.328767) (xy 196.745645 96.009765) (xy 196.918803 95.592756) (xy 196.919197 95.141225) (xy 196.746767 94.723914) (xy 196.427765 94.404355) (xy 196.010756 94.231197) (xy 195.559225 94.230803) (xy 195.141914 94.403233) (xy 195.057925 94.487076) (xy 195.057996 94.405784) (xy 194.885566 93.988473) (xy 194.566564 93.668914) (xy 194.149555 93.495756) (xy 193.698024 93.495362) (xy 193.280713 93.667792) (xy 193.077592 93.870559) (xy 185.698297 93.870559) (xy 185.495156 93.786207) (xy 185.043625 93.785813) (xy 184.626314 93.958243) (xy 184.306755 94.277245) (xy 184.133597 94.694254) (xy 184.133203 95.145785) (xy 184.305633 95.563096) (xy 184.624635 95.882655) (xy 185.041644 96.055813) (xy 185.493175 96.056207) (xy 185.910486 95.883777) (xy 186.230045 95.564775) (xy 186.302386 95.390559) (xy 193.07774 95.390559) (xy 193.19298 95.506) (xy 188.026 95.506) (xy 187.735161 95.563852) (xy 187.488599 95.728599) (xy 186.954146 96.263052) (xy 186.669225 96.262803) (xy 186.251914 96.435233) (xy 185.932355 96.754235) (xy 185.759197 97.171244) (xy 185.758803 97.622775) (xy 185.86707 97.884801) (xy 185.844726 97.894033) (xy 185.525167 98.213035) (xy 185.352009 98.630044) (xy 185.351615 99.081575) (xy 185.524045 99.498886) (xy 185.843047 99.818445) (xy 186.260056 99.991603) (xy 186.547063 99.991853) (xy 194.701411 108.146201) (xy 194.947973 108.310948) (xy 195.238812 108.3688) (xy 195.504319 108.3688) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 195.3014 109.444745) (xy 195.415474 110.018234) (xy 195.74033 110.504415) (xy 196.226511 110.829271) (xy 196.8 110.943345) (xy 197.373489 110.829271) (xy 197.85967 110.504415) (xy 198.07 110.189634) (xy 198.28033 110.504415) (xy 198.766511 110.829271) (xy 199.34 110.943345) (xy 199.913489 110.829271) (xy 200.39967 110.504415) (xy 200.61 110.189634) (xy 200.82033 110.504415) (xy 201.306511 110.829271) (xy 201.88 110.943345) (xy 202.453489 110.829271) (xy 202.93967 110.504415) (xy 202.9545 110.48222) (xy 203.018073 110.635698) (xy 203.196701 110.814327) (xy 203.43009 110.911) (xy 204.13425 110.911) (xy 204.293 110.75225) (xy 204.293 109.387) (xy 204.547 109.387) (xy 204.547 110.75225) (xy 204.70575 110.911) (xy 205.40991 110.911) (xy 205.643299 110.814327) (xy 205.821927 110.635698) (xy 205.9186 110.402309) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 107.76775) (xy 204.547 107.76775) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.117691) (xy 205.821927 107.884302) (xy 205.643299 107.705673) (xy 205.40991 107.609) (xy 204.70575 107.609) (xy 204.547 107.76775) (xy 204.293 107.76775) (xy 204.13425 107.609) (xy 203.43009 107.609) (xy 203.196701 107.705673) (xy 203.018073 107.884302) (xy 202.9545 108.03778) (xy 202.93967 108.015585) (xy 202.453489 107.690729) (xy 202.031549 107.6068) (xy 205.781598 107.6068) (xy 208.862108 110.68731) (xy 208.807114 110.710033) (xy 208.487555 111.029035) (xy 208.349005 111.362698) (xy 208.349197 111.143225) (xy 208.176767 110.725914) (xy 207.857765 110.406355) (xy 207.440756 110.233197) (xy 206.989225 110.232803) (xy 206.571914 110.405233) (xy 206.252355 110.724235) (xy 206.079197 111.141244) (xy 206.078803 111.592775) (xy 206.251233 112.010086) (xy 206.454 112.213207) (xy 206.454 117.323682) (xy 206.266314 117.401233) (xy 205.946755 117.720235) (xy 205.773597 118.137244) (xy 205.773203 118.588775) (xy 205.945633 119.006086) (xy 206.264635 119.325645) (xy 206.681644 119.498803) (xy 207.133175 119.499197) (xy 207.47 119.360023) (xy 207.47 120.845352) (xy 207.17033 121.045585) (xy 206.963539 121.355069) (xy 206.592036 120.939268) (xy 206.064791 120.685291) (xy 206.049026 120.682642) (xy 205.817 120.803783) (xy 205.817 122.163) (xy 205.837 122.163) (xy 205.837 122.417) (xy 205.817 122.417) (xy 205.817 122.437) (xy 205.563 122.437) (xy 205.563 122.417) (xy 204.349076 122.417) (xy 204.204816 122.651913) (xy 204.398046 123.20432) (xy 204.787964 123.640732) (xy 204.900622 123.695) (xy 204.534532 123.695) (xy 202.767619 121.928087) (xy 204.204816 121.928087) (xy 204.349076 122.163) (xy 205.563 122.163) (xy 205.563 120.803783) (xy 205.330974 120.682642) (xy 205.315209 120.685291) (xy 204.787964 120.939268) (xy 204.398046 121.37568) (xy 204.204816 121.928087) (xy 202.767619 121.928087) (xy 201.869766 121.030234) (xy 201.652408 120.885) (xy 201.501546 120.784197) (xy 201.0672 120.6978) (xy 196.14059 120.6978) (xy 195.914825 120.697603) (xy 195.914348 120.6978) (xy 194.81979 120.6978) (xy 194.594025 120.697603) (xy 194.176714 120.870033) (xy 193.857155 121.189035) (xy 193.683997 121.606044) (xy 193.683603 122.057575) (xy 193.856033 122.474886) (xy 194.175035 122.794445) (xy 194.592044 122.967603) (xy 195.043575 122.967997) (xy 195.044052 122.9678) (xy 196.138609 122.9678) (xy 196.364375 122.967997) (xy 196.364852 122.9678) (xy 200.597068 122.9678) (xy 202.919268 125.29) (xy 170.355326 125.29) (xy 170.37104 125.211) (xy 170.37104 123.179) (xy 170.321757 122.931235) (xy 170.181409 122.721191) (xy 169.971365 122.580843) (xy 169.7236 122.53156) (xy 167.9964 122.53156) (xy 167.748635 122.580843) (xy 167.538591 122.721191) (xy 167.398243 122.931235) (xy 167.391016 122.967566) (xy 167.37967 122.950585) (xy 166.893489 122.625729) (xy 166.32 122.511655) (xy 165.746511 122.625729) (xy 165.26033 122.950585) (xy 165.05 123.265366) (xy 164.83967 122.950585) (xy 164.353489 122.625729) (xy 163.78 122.511655) (xy 163.206511 122.625729) (xy 162.72033 122.950585) (xy 162.51 123.265366) (xy 162.29967 122.950585) (xy 161.813489 122.625729) (xy 161.24 122.511655) (xy 160.666511 122.625729) (xy 160.18033 122.950585) (xy 159.97 123.265366) (xy 159.75967 122.950585) (xy 159.273489 122.625729) (xy 158.7 122.511655) (xy 158.126511 122.625729) (xy 157.64033 122.950585) (xy 157.43 123.265366) (xy 157.21967 122.950585) (xy 156.733489 122.625729) (xy 156.16 122.511655) (xy 155.586511 122.625729) (xy 155.10033 122.950585) (xy 154.775474 123.436766) (xy 154.6614 124.010255) (xy 154.6614 124.379745) (xy 154.775474 124.953234) (xy 155.000494 125.29) (xy 146.71 125.29) (xy 146.71 123.442619) (xy 146.764613 123.442619) (xy 147.104155 124.264372) (xy 147.732321 124.893636) (xy 148.553481 125.234611) (xy 149.442619 125.235387) (xy 150.264372 124.895845) (xy 150.893636 124.267679) (xy 151.234611 123.446519) (xy 151.235387 122.557381) (xy 150.895845 121.735628) (xy 150.267679 121.106364) (xy 149.446519 120.765389) (xy 148.557381 120.764613) (xy 147.735628 121.104155) (xy 147.106364 121.732321) (xy 146.765389 122.553481) (xy 146.764613 123.442619) (xy 146.71 123.442619) (xy 146.71 114.95575) (xy 168.479 114.95575) (xy 168.479 115.65991) (xy 168.575673 115.893299) (xy 168.754302 116.071927) (xy 168.987691 116.1686) (xy 169.84425 116.1686) (xy 170.003 116.00985) (xy 170.003 114.797) (xy 168.63775 114.797) (xy 168.479 114.95575) (xy 146.71 114.95575) (xy 146.71 108.442619) (xy 161.764613 108.442619) (xy 162.104155 109.264372) (xy 162.732321 109.893636) (xy 163.553481 110.234611) (xy 164.442619 110.235387) (xy 165.264372 109.895845) (xy 165.893636 109.267679) (xy 166.234611 108.446519) (xy 166.235387 107.557381) (xy 165.909335 106.768274) (xy 167.5166 106.768274) (xy 167.516601 106.768279) (xy 167.516601 111.917596) (xy 167.5166 111.917601) (xy 167.55885 112.13) (xy 167.583968 112.256276) (xy 167.722522 112.463638) (xy 167.775811 112.543391) (xy 167.988208 112.755787) (xy 167.98821 112.75579) (xy 168.066344 112.807997) (xy 168.275326 112.947634) (xy 168.614 113.015001) (xy 168.614005 113.015) (xy 168.768874 113.015) (xy 168.885585 113.18967) (xy 168.90778 113.2045) (xy 168.754302 113.268073) (xy 168.575673 113.446701) (xy 168.479 113.68009) (xy 168.479 114.38425) (xy 168.63775 114.543) (xy 170.003 114.543) (xy 170.003 114.523) (xy 170.257 114.523) (xy 170.257 114.543) (xy 170.277 114.543) (xy 170.277 114.797) (xy 170.257 114.797) (xy 170.257 116.00985) (xy 170.41575 116.1686) (xy 171.272309 116.1686) (xy 171.3818 116.123247) (xy 171.3818 117.70261) (xy 171.381603 117.928375) (xy 171.554033 118.345686) (xy 171.873035 118.665245) (xy 172.290044 118.838403) (xy 172.741575 118.838797) (xy 173.158886 118.666367) (xy 173.478445 118.347365) (xy 173.651603 117.930356) (xy 173.651997 117.478825) (xy 173.6518 117.478348) (xy 173.6518 113.917198) (xy 173.631194 113.813603) (xy 173.565404 113.482853) (xy 173.319366 113.114632) (xy 171.574476 111.369742) (xy 171.374415 111.07033) (xy 171.059634 110.86) (xy 171.374415 110.64967) (xy 171.699271 110.163489) (xy 171.813345 109.59) (xy 171.699271 109.016511) (xy 171.374415 108.53033) (xy 171.059634 108.32) (xy 171.173376 108.244) (xy 172.42896 108.244) (xy 172.42896 110.276) (xy 172.478243 110.523765) (xy 172.618591 110.733809) (xy 172.828635 110.874157) (xy 173.0764 110.92344) (xy 174.8036 110.92344) (xy 175.051365 110.874157) (xy 175.261409 110.733809) (xy 175.401757 110.523765) (xy 175.408984 110.487434) (xy 175.42033 110.504415) (xy 175.906511 110.829271) (xy 176.48 110.943345) (xy 177.053489 110.829271) (xy 177.53967 110.504415) (xy 177.75 110.189634) (xy 177.96033 110.504415) (xy 178.446511 110.829271) (xy 179.02 110.943345) (xy 179.593489 110.829271) (xy 180.07967 110.504415) (xy 180.29 110.189634) (xy 180.50033 110.504415) (xy 180.986511 110.829271) (xy 181.56 110.943345) (xy 182.133489 110.829271) (xy 182.61967 110.504415) (xy 182.83 110.189634) (xy 183.04033 110.504415) (xy 183.526511 110.829271) (xy 184.1 110.943345) (xy 184.673489 110.829271) (xy 185.15967 110.504415) (xy 185.37 110.189634) (xy 185.58033 110.504415) (xy 186.066511 110.829271) (xy 186.64 110.943345) (xy 187.213489 110.829271) (xy 187.69967 110.504415) (xy 187.91 110.189634) (xy 188.12033 110.504415) (xy 188.606511 110.829271) (xy 189.18 110.943345) (xy 189.753489 110.829271) (xy 190.23967 110.504415) (xy 190.446461 110.194931) (xy 190.817964 110.610732) (xy 191.345209 110.864709) (xy 191.360974 110.867358) (xy 191.593 110.746217) (xy 191.593 109.387) (xy 191.847 109.387) (xy 191.847 110.746217) (xy 192.079026 110.867358) (xy 192.094791 110.864709) (xy 192.622036 110.610732) (xy 193.011954 110.17432) (xy 193.205184 109.621913) (xy 193.060924 109.387) (xy 191.847 109.387) (xy 191.593 109.387) (xy 191.573 109.387) (xy 191.573 109.133) (xy 191.593 109.133) (xy 191.593 107.773783) (xy 191.847 107.773783) (xy 191.847 109.133) (xy 193.060924 109.133) (xy 193.205184 108.898087) (xy 193.011954 108.34568) (xy 192.622036 107.909268) (xy 192.094791 107.655291) (xy 192.079026 107.652642) (xy 191.847 107.773783) (xy 191.593 107.773783) (xy 191.360974 107.652642) (xy 191.345209 107.655291) (xy 190.817964 107.909268) (xy 190.446461 108.325069) (xy 190.23967 108.015585) (xy 189.753489 107.690729) (xy 189.18 107.576655) (xy 188.606511 107.690729) (xy 188.12033 108.015585) (xy 187.91 108.330366) (xy 187.69967 108.015585) (xy 187.4 107.815352) (xy 187.4 104.615202) (xy 187.69745 104.317752) (xy 187.982371 104.318001) (xy 188.399682 104.145571) (xy 188.719241 103.826569) (xy 188.892399 103.40956) (xy 188.892793 102.958029) (xy 188.720363 102.540718) (xy 188.401361 102.221159) (xy 187.984352 102.048001) (xy 187.532821 102.047607) (xy 187.11551 102.220037) (xy 186.795951 102.539039) (xy 186.622793 102.956048) (xy 186.622543 103.243055) (xy 186.102599 103.762999) (xy 185.937852 104.009561) (xy 185.88 104.3004) (xy 185.88 107.815352) (xy 185.58033 108.015585) (xy 185.37 108.330366) (xy 185.15967 108.015585) (xy 184.673489 107.690729) (xy 184.1 107.576655) (xy 183.526511 107.690729) (xy 183.04033 108.015585) (xy 182.83 108.330366) (xy 182.61967 108.015585) (xy 182.133489 107.690729) (xy 181.56 107.576655) (xy 180.986511 107.690729) (xy 180.50033 108.015585) (xy 180.29 108.330366) (xy 180.07967 108.015585) (xy 179.593489 107.690729) (xy 179.02 107.576655) (xy 178.446511 107.690729) (xy 177.96033 108.015585) (xy 177.75 108.330366) (xy 177.53967 108.015585) (xy 177.053489 107.690729) (xy 176.48 107.576655) (xy 175.906511 107.690729) (xy 175.42033 108.015585) (xy 175.408984 108.032566) (xy 175.401757 107.996235) (xy 175.261409 107.786191) (xy 175.051365 107.645843) (xy 174.8036 107.59656) (xy 173.0764 107.59656) (xy 172.828635 107.645843) (xy 172.618591 107.786191) (xy 172.478243 107.996235) (xy 172.42896 108.244) (xy 171.173376 108.244) (xy 171.374415 108.10967) (xy 171.699271 107.623489) (xy 171.813345 107.05) (xy 171.699271 106.476511) (xy 171.544046 106.2442) (xy 171.653195 106.2442) (xy 171.6532 106.244201) (xy 171.935684 106.18801) (xy 171.991875 106.176833) (xy 172.27899 105.98499) (xy 172.278991 105.984989) (xy 173.701387 104.562592) (xy 173.70139 104.56259) (xy 173.893233 104.275475) (xy 173.9606 103.9368) (xy 173.9606 97.759913) (xy 174.994816 97.759913) (xy 175.188046 98.31232) (xy 175.577964 98.748732) (xy 176.105209 99.002709) (xy 176.120974 99.005358) (xy 176.353 98.884217) (xy 176.353 97.525) (xy 175.139076 97.525) (xy 174.994816 97.759913) (xy 173.9606 97.759913) (xy 173.9606 97.036087) (xy 174.994816 97.036087) (xy 175.139076 97.271) (xy 176.353 97.271) (xy 176.353 95.911783) (xy 176.607 95.911783) (xy 176.607 97.271) (xy 176.627 97.271) (xy 176.627 97.525) (xy 176.607 97.525) (xy 176.607 98.884217) (xy 176.839026 99.005358) (xy 176.854791 99.002709) (xy 177.382036 98.748732) (xy 177.753539 98.332931) (xy 177.96033 98.642415) (xy 178.446511 98.967271) (xy 179.02 99.081345) (xy 179.593489 98.967271) (xy 180.07967 98.642415) (xy 180.091016 98.625434) (xy 180.098243 98.661765) (xy 180.238591 98.871809) (xy 180.448635 99.012157) (xy 180.6964 99.06144) (xy 182.4236 99.06144) (xy 182.671365 99.012157) (xy 182.881409 98.871809) (xy 183.021757 98.661765) (xy 183.07104 98.414) (xy 183.07104 96.382) (xy 183.021757 96.134235) (xy 182.881409 95.924191) (xy 182.671365 95.783843) (xy 182.4236 95.73456) (xy 180.6964 95.73456) (xy 180.448635 95.783843) (xy 180.238591 95.924191) (xy 180.098243 96.134235) (xy 180.091016 96.170566) (xy 180.07967 96.153585) (xy 179.593489 95.828729) (xy 179.02 95.714655) (xy 178.446511 95.828729) (xy 177.96033 96.153585) (xy 177.753539 96.463069) (xy 177.382036 96.047268) (xy 176.854791 95.793291) (xy 176.839026 95.790642) (xy 176.607 95.911783) (xy 176.353 95.911783) (xy 176.120974 95.790642) (xy 176.105209 95.793291) (xy 175.577964 96.047268) (xy 175.188046 96.48368) (xy 174.994816 97.036087) (xy 173.9606 97.036087) (xy 173.9606 95.919476) (xy 174.037245 95.842965) (xy 174.210403 95.425956) (xy 174.210797 94.974425) (xy 174.038367 94.557114) (xy 173.719365 94.237555) (xy 173.302356 94.064397) (xy 172.850825 94.064003) (xy 172.433514 94.236433) (xy 172.113955 94.555435) (xy 171.940797 94.972444) (xy 171.940403 95.423975) (xy 172.112833 95.841286) (xy 172.1906 95.919189) (xy 172.1906 103.570221) (xy 171.28662 104.4742) (xy 169.81068 104.4742) (xy 169.810675 104.474199) (xy 169.472001 104.541566) (xy 169.39766 104.591239) (xy 169.184885 104.73341) (xy 169.184883 104.733413) (xy 167.775811 106.142484) (xy 167.583968 106.429599) (xy 167.583968 106.4296) (xy 167.5166 106.768274) (xy 165.909335 106.768274) (xy 165.895845 106.735628) (xy 165.267679 106.106364) (xy 164.446519 105.765389) (xy 163.557381 105.764613) (xy 162.735628 106.104155) (xy 162.106364 106.732321) (xy 161.765389 107.553481) (xy 161.764613 108.442619) (xy 146.71 108.442619) (xy 146.71 93.442619) (xy 146.764613 93.442619) (xy 147.104155 94.264372) (xy 147.732321 94.893636) (xy 148.553481 95.234611) (xy 149.442619 95.235387) (xy 150.264372 94.895845) (xy 150.893636 94.267679) (xy 151.234611 93.446519) (xy 151.235387 92.557381) (xy 150.895845 91.735628) (xy 150.267679 91.106364) (xy 149.446519 90.765389) (xy 148.557381 90.764613) (xy 147.735628 91.104155) (xy 147.106364 91.732321) (xy 146.765389 92.553481) (xy 146.764613 93.442619) (xy 146.71 93.442619) (xy 146.71 90.349746) (xy 169.132817 90.349746) (xy 169.401612 90.935179) (xy 169.873982 91.373185) (xy 170.355856 91.572775) (xy 170.6118 91.453636) (xy 170.6118 90.0938) (xy 169.251433 90.0938) (xy 169.132817 90.349746) (xy 146.71 90.349746) (xy 146.71 88.71) (xy 169.712661 88.71) ) ) (filled_polygon (pts (xy 215.566599 117.391801) (xy 215.813161 117.556548) (xy 216.104 117.6144) (xy 218.985598 117.6144) (xy 223.428569 122.057371) (xy 223.355474 122.166766) (xy 223.2414 122.740255) (xy 223.2414 123.109745) (xy 223.355474 123.683234) (xy 223.363336 123.695) (xy 217.217386 123.695) (xy 217.311757 123.553765) (xy 217.36104 123.306) (xy 217.36104 121.274) (xy 217.311757 121.026235) (xy 217.171409 120.816191) (xy 216.961365 120.675843) (xy 216.7136 120.62656) (xy 214.9864 120.62656) (xy 214.738635 120.675843) (xy 214.528591 120.816191) (xy 214.388243 121.026235) (xy 214.381016 121.062566) (xy 214.36967 121.045585) (xy 213.883489 120.720729) (xy 213.31 120.606655) (xy 212.736511 120.720729) (xy 212.25033 121.045585) (xy 212.04 121.360366) (xy 211.82967 121.045585) (xy 211.343489 120.720729) (xy 210.77 120.606655) (xy 210.196511 120.720729) (xy 209.71033 121.045585) (xy 209.5 121.360366) (xy 209.28967 121.045585) (xy 208.99 120.845352) (xy 208.99 113.206802) (xy 209.389054 112.807748) (xy 209.673975 112.807997) (xy 210.091286 112.635567) (xy 210.410845 112.316565) (xy 210.434469 112.259671) ) ) (filled_polygon (pts (xy 227.49033 117.184415) (xy 227.707407 117.329461) (xy 227.725308 117.356252) (xy 227.747434 117.389366) (xy 230.910634 120.552566) (xy 231.278854 120.798603) (xy 231.7132 120.885) (xy 234.683868 120.885) (xy 235.129309 121.330441) (xy 235.027 121.43275) (xy 235.027 122.798) (xy 235.047 122.798) (xy 235.047 123.052) (xy 235.027 123.052) (xy 235.027 123.072) (xy 234.773 123.072) (xy 234.773 123.052) (xy 234.753 123.052) (xy 234.753 122.798) (xy 234.773 122.798) (xy 234.773 121.43275) (xy 234.61425 121.274) (xy 233.91009 121.274) (xy 233.676701 121.370673) (xy 233.498073 121.549302) (xy 233.4345 121.70278) (xy 233.41967 121.680585) (xy 232.933489 121.355729) (xy 232.36 121.241655) (xy 231.786511 121.355729) (xy 231.30033 121.680585) (xy 231.09 121.995366) (xy 230.87967 121.680585) (xy 230.393489 121.355729) (xy 229.82 121.241655) (xy 229.41835 121.321548) (xy 228.325401 120.228599) (xy 228.078839 120.063852) (xy 227.788 120.006) (xy 225.867602 120.006) (xy 223.465042 117.60344) (xy 224.3336 117.60344) (xy 224.581365 117.554157) (xy 224.791409 117.413809) (xy 224.931757 117.203765) (xy 224.938984 117.167434) (xy 224.95033 117.184415) (xy 225.436511 117.509271) (xy 226.01 117.623345) (xy 226.583489 117.509271) (xy 227.06967 117.184415) (xy 227.28 116.869634) ) ) ) ) ================================================ FILE: hardware/bldc_control_v3/bldc_control_ver3.net ================================================ (export (version D) (design (source /home/pekka/git/bldc-drive/hardware/bldc_control_v3/bldc_control_ver3.sch) (date "Tue 21 Feb 2017 08:30:06 PM EET") (tool "Eeschema (2016-10-11 revision bf73925)-master") (sheet (number 1) (name /) (tstamps /) (title_block (title) (company) (rev) (date) (source bldc_control_ver3.sch) (comment (number 1) (value "")) (comment (number 2) (value "")) (comment (number 3) (value "")) (comment (number 4) (value ""))))) (components (comp (ref U2) (value STM32F103C8) (footprint Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm) (libsource (lib stm32) (part STM32F103C8)) (sheetpath (names /) (tstamps /)) (tstamp 562A9BF0)) (comp (ref P4) (value CONN_01X08) (footprint Pin_Headers:Pin_Header_Straight_1x08) (libsource (lib conn) (part CONN_01X08)) (sheetpath (names /) (tstamps /)) (tstamp 562A9C7D)) (comp (ref U1) (value NCP1117ST33T3G) (footprint acronet:SOT223_S) (libsource (lib regul) (part NCP1117ST33T3G)) (sheetpath (names /) (tstamps /)) (tstamp 562A9DDA)) (comp (ref R16) (value 4k7) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562AA08B)) (comp (ref X1) (value 8MHz) (footprint Crystals:Crystal_HC49-SD_SMD) (libsource (lib device) (part CRYSTAL)) (sheetpath (names /) (tstamps /)) (tstamp 562AA11F)) (comp (ref C4) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AA19F)) (comp (ref C5) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AA1DA)) (comp (ref P5) (value CONN_01X04) (footprint Pin_Headers:Pin_Header_Straight_1x04) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562AB1AB)) (comp (ref C1) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AB863)) (comp (ref C2) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AB8FF)) (comp (ref C3) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AB935)) (comp (ref C6) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AB984)) (comp (ref C8) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AB9BC)) (comp (ref C9) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562AB9F9)) (comp (ref D1) (value LED) (footprint LEDs:LED-0805) (libsource (lib device) (part LED)) (sheetpath (names /) (tstamps /)) (tstamp 562ACE41)) (comp (ref D2) (value LED) (footprint LEDs:LED-0805) (libsource (lib device) (part LED)) (sheetpath (names /) (tstamps /)) (tstamp 562ACF1B)) (comp (ref D3) (value LED) (footprint LEDs:LED-0805) (libsource (lib device) (part LED)) (sheetpath (names /) (tstamps /)) (tstamp 562ACF67)) (comp (ref R19) (value 330) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562ACFE4)) (comp (ref R18) (value 330) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562AD077)) (comp (ref R17) (value 330) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562AD0DF)) (comp (ref P6) (value CONN_01X05) (footprint Pin_Headers:Pin_Header_Straight_1x05) (libsource (lib conn) (part CONN_01X05)) (sheetpath (names /) (tstamps /)) (tstamp 562ADE31)) (comp (ref R6) (value 2k2) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562AE5D5)) (comp (ref R7) (value 2k2) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562AE709)) (comp (ref R13) (value 2k2) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562AE768)) (comp (ref P9) (value CONN_01X04) (footprint jst-ph:jst-ph-JST-PH4) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562B0392)) (comp (ref P7) (value CONN_01X04) (footprint Pin_Headers:Pin_Header_Straight_1x04) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 562B1330)) (comp (ref P2) (value CONN_01X03) (footprint Pin_Headers:Pin_Header_Straight_1x03) (libsource (lib conn) (part CONN_01X03)) (sheetpath (names /) (tstamps /)) (tstamp 562B2EC3)) (comp (ref C7) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562B3C99)) (comp (ref R8) (value 2k2) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562B5CB1)) (comp (ref R1) (value 330) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562B644A)) (comp (ref R9) (value 2k2) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562C393B)) (comp (ref R2) (value 330) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562C394E)) (comp (ref R10) (value 2k2) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562C3A82)) (comp (ref R3) (value 330) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562C3A95)) (comp (ref P3) (value CONN_01X06) (footprint Pin_Headers:Pin_Header_Straight_1x06) (libsource (lib conn) (part CONN_01X06)) (sheetpath (names /) (tstamps /)) (tstamp 562CAF01)) (comp (ref C11) (value 10u) (footprint Capacitors_Tantalum_SMD:TantalC_SizeC_EIA-6032_Reflow) (libsource (lib device) (part CP2)) (sheetpath (names /) (tstamps /)) (tstamp 562CB9E7)) (comp (ref C12) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562CC429)) (comp (ref C13) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562CC4EF)) (comp (ref C10) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562CC87A)) (comp (ref C15) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 57262549)) (comp (ref DD1) (value SN74LVC8T245) (footprint Housings_SSOP:SSOP-24_5.3x8.2mm_Pitch0.65mm) (libsource (lib random_sn74lv8t245) (part SN74LVC8T245)) (sheetpath (names /) (tstamps /)) (tstamp 572666EB)) (comp (ref C16) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 5726BD38)) (comp (ref C17) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 5726C050)) (comp (ref P8) (value CONN_01X03) (footprint Pin_Headers:Pin_Header_Straight_1x03) (libsource (lib conn) (part CONN_01X03)) (sheetpath (names /) (tstamps /)) (tstamp 57264900)) (comp (ref IC1) (value PC817) (footprint Opto-Devices:Optocoupler_SMD_HandSoldering_KPC357_LTV35x_PC357_SingleChannel) (libsource (lib opto) (part PC817)) (sheetpath (names /) (tstamps /)) (tstamp 57D25E18)) (comp (ref P11) (value CONN_01X03) (footprint Pin_Headers:Pin_Header_Straight_1x03) (libsource (lib conn) (part CONN_01X03)) (sheetpath (names /) (tstamps /)) (tstamp 57D5278A)) (comp (ref U5) (value 74LS125) (footprint SMD_Packages:SOIC-14_N) (libsource (lib 74xx) (part 74LS125)) (sheetpath (names /) (tstamps /)) (tstamp 587E4283)) (comp (ref U3) (value SFH6755T) (footprint SMD_Packages:SOIC-8-N) (libsource (lib 6n137) (part SFH6755T)) (sheetpath (names /) (tstamps /)) (tstamp 587EE032)) (comp (ref U4) (value AM26LV32) (footprint Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm) (libsource (lib 6n137) (part AM26LV32)) (sheetpath (names /) (tstamps /)) (tstamp 587EFDD2)) (comp (ref P12) (value CONN_01X08) (footprint RJ45_SMD:RJ45_SMD) (libsource (lib conn) (part CONN_01X08)) (sheetpath (names /) (tstamps /)) (tstamp 587F2E66)) (comp (ref P1) (value CONN_01X08) (footprint Pin_Headers:Pin_Header_Straight_1x08) (libsource (lib conn) (part CONN_01X08)) (sheetpath (names /) (tstamps /)) (tstamp 587F4400)) (comp (ref R11) (value 0) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F5DF3)) (comp (ref R12) (value NM) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F5F57)) (comp (ref R14) (value 0) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F6027)) (comp (ref R15) (value NM) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F612D)) (comp (ref R20) (value 0) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F6237)) (comp (ref R21) (value NM) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F6DBE)) (comp (ref R4) (value 1K) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F82B2)) (comp (ref R5) (value 1K) (footprint Resistors_SMD:R_0805) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 587F847B)) (comp (ref P10) (value CONN_01X05) (footprint Pin_Headers:Pin_Header_Straight_1x05) (libsource (lib conn) (part CONN_01X05)) (sheetpath (names /) (tstamps /)) (tstamp 58809048)) (comp (ref C14) (value 100n) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 587ED345)) (comp (ref P13) (value CONN_01X02) (footprint Pin_Headers:Pin_Header_Straight_1x02) (libsource (lib conn) (part CONN_01X02)) (sheetpath (names /) (tstamps /)) (tstamp 587EF2E2))) (libparts (libpart (lib 74xx) (part 74LS125) (description "Quad buffer 3 State out") (fields (field (name Reference) U) (field (name Value) 74LS125)) (pins (pin (num 1) (name E) (type input)) (pin (num 2) (name D) (type input)) (pin (num 3) (name O) (type 3state)) (pin (num 4) (name E) (type input)) (pin (num 5) (name D) (type input)) (pin (num 6) (name O) (type 3state)) (pin (num 7) (name GND) (type power_in)) (pin (num 8) (name O) (type 3state)) (pin (num 9) (name D) (type input)) (pin (num 10) (name E) (type input)) (pin (num 11) (name O) (type 3state)) (pin (num 12) (name D) (type input)) (pin (num 13) (name E) (type input)) (pin (num 14) (name VCC) (type power_in)))) (libpart (lib 6n137) (part AM26LV32) (fields (field (name Reference) U) (field (name Value) AM26LV32)) (pins (pin (num 1) (name 1B) (type input)) (pin (num 2) (name 1A) (type input)) (pin (num 3) (name 1Y) (type input)) (pin (num 4) (name G) (type input)) (pin (num 5) (name 2Y) (type input)) (pin (num 6) (name 2A) (type input)) (pin (num 7) (name 2B) (type input)) (pin (num 8) (name GND) (type input)) (pin (num 9) (name 3B) (type input)) (pin (num 10) (name 3A) (type input)) (pin (num 11) (name 3Y) (type input)) (pin (num 12) (name ~G) (type input)) (pin (num 13) (name 4Y) (type input)) (pin (num 14) (name 4A) (type input)) (pin (num 15) (name 4B) (type input)) (pin (num 16) (name VCC) (type input)))) (libpart (lib device) (part C) (description "Condensateur non polarise") (footprints (fp SM*) (fp C?) (fp C1-1)) (fields (field (name Reference) C) (field (name Value) C)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib conn) (part CONN_01X02) (footprints (fp Pin_Header_Straight_1X02) (fp Pin_Header_Angled_1X02) (fp Socket_Strip_Straight_1X02) (fp Socket_Strip_Angled_1X02)) (fields (field (name Reference) P) (field (name Value) CONN_01X02)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)))) (libpart (lib conn) (part CONN_01X03) (footprints (fp Pin_Header_Straight_1X03) (fp Pin_Header_Angled_1X03) (fp Socket_Strip_Straight_1X03) (fp Socket_Strip_Angled_1X03)) (fields (field (name Reference) P) (field (name Value) CONN_01X03)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)))) (libpart (lib conn) (part CONN_01X04) (footprints (fp Pin_Header_Straight_1X04) (fp Pin_Header_Angled_1X04) (fp Socket_Strip_Straight_1X04) (fp Socket_Strip_Angled_1X04)) (fields (field (name Reference) P) (field (name Value) CONN_01X04)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)))) (libpart (lib conn) (part CONN_01X05) (footprints (fp Pin_Header_Straight_1X05) (fp Pin_Header_Angled_1X05) (fp Socket_Strip_Straight_1X05) (fp Socket_Strip_Angled_1X05)) (fields (field (name Reference) P) (field (name Value) CONN_01X05)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)))) (libpart (lib conn) (part CONN_01X06) (footprints (fp Pin_Header_Straight_1X06) (fp Pin_Header_Angled_1X06) (fp Socket_Strip_Straight_1X06) (fp Socket_Strip_Angled_1X06)) (fields (field (name Reference) P) (field (name Value) CONN_01X06)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)) (pin (num 6) (name P6) (type passive)))) (libpart (lib conn) (part CONN_01X08) (footprints (fp Pin_Header_Straight_1X08) (fp Pin_Header_Angled_1X08) (fp Socket_Strip_Straight_1X08) (fp Socket_Strip_Angled_1X08)) (fields (field (name Reference) P) (field (name Value) CONN_01X08)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)) (pin (num 6) (name P6) (type passive)) (pin (num 7) (name P7) (type passive)) (pin (num 8) (name P8) (type passive)))) (libpart (lib device) (part CP2) (footprints (fp SM*) (fp C?) (fp C1-1)) (fields (field (name Reference) C) (field (name Value) CP2)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib device) (part CRYSTAL) (fields (field (name Reference) X) (field (name Value) CRYSTAL)) (pins (pin (num 1) (name 1) (type passive)) (pin (num 2) (name 2) (type passive)))) (libpart (lib device) (part LED) (footprints (fp LED-3MM) (fp LED-5MM) (fp LED-10MM) (fp LED-0603) (fp LED-0805) (fp LED-1206) (fp LEDV)) (fields (field (name Reference) D) (field (name Value) LED)) (pins (pin (num 1) (name A) (type passive)) (pin (num 2) (name K) (type passive)))) (libpart (lib regul) (part NCP1117ST50T3G) (aliases (alias NCP1117ST12T3G) (alias NCP1117ST15T3G) (alias NCP1117ST18T3G) (alias NCP1117ST20T3G) (alias NCP1117ST25T3G) (alias NCP1117ST285T3G) (alias NCP1117ST33T3G)) (description "NCP1117ST50T3G, 1A Low drop-out regulator, Fixed Output 5V, SOT223") (docs http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF) (footprints (fp SOT223)) (fields (field (name Reference) U) (field (name Value) NCP1117ST50T3G)) (pins (pin (num 1) (name GND) (type power_in)) (pin (num 2) (name VO) (type power_out)) (pin (num 3) (name VI) (type power_in)))) (libpart (lib opto) (part PC817) (description "PC817, DIP4, DC Optocoupler, Vce 35V, CTR 50-300%") (docs http://www.soselectronic.cz/a_info/resource/d/pc817.pdf) (fields (field (name Reference) IC) (field (name Value) PC817) (field (name Footprint) DIP4)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)) (pin (num 3) (name ~) (type passive)) (pin (num 4) (name ~) (type passive)))) (libpart (lib device) (part R) (description Resistance) (footprints (fp R?) (fp SM0603) (fp SM0805) (fp R?-*) (fp SM1206)) (fields (field (name Reference) R) (field (name Value) R)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib 6n137) (part SFH6755T) (fields (field (name Reference) U) (field (name Value) SFH6755T)) (pins (pin (num 1) (name A1) (type input)) (pin (num 2) (name C1) (type input)) (pin (num 3) (name C2) (type input)) (pin (num 4) (name A2) (type input)) (pin (num 5) (name GND) (type input)) (pin (num 6) (name O2) (type input)) (pin (num 7) (name O1) (type input)) (pin (num 8) (name VCC) (type input)))) (libpart (lib random_sn74lv8t245) (part SN74LVC8T245) (fields (field (name Reference) DD) (field (name Value) SN74LVC8T245)) (pins (pin (num 1) (name VccA) (type power_in)) (pin (num 2) (name DIR) (type input)) (pin (num 3) (name A0) (type 3state)) (pin (num 4) (name A1) (type 3state)) (pin (num 5) (name A2) (type 3state)) (pin (num 6) (name A3) (type 3state)) (pin (num 7) (name A4) (type 3state)) (pin (num 8) (name A5) (type 3state)) (pin (num 9) (name A6) (type 3state)) (pin (num 10) (name A7) (type 3state)) (pin (num 11) (name GND) (type power_in)) (pin (num 12) (name GND) (type power_in)) (pin (num 13) (name GND) (type power_in)) (pin (num 14) (name B7) (type 3state)) (pin (num 15) (name B6) (type 3state)) (pin (num 16) (name B5) (type 3state)) (pin (num 17) (name B4) (type 3state)) (pin (num 18) (name B3) (type 3state)) (pin (num 19) (name B2) (type 3state)) (pin (num 20) (name B1) (type 3state)) (pin (num 21) (name B0) (type 3state)) (pin (num 22) (name ~0E) (type input)) (pin (num 23) (name VccB) (type power_in)) (pin (num 24) (name VccB) (type power_in)))) (libpart (lib stm32) (part STM32F103C8) (aliases (alias STM32F103CB)) (description "STM32F103C8, 32-bit ARM Cortex-M3 Microcontroller, 72MHz, 64KB Flash, 20KB RAM, USB, CAN, LQFP48") (docs http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00161566.pdf) (fields (field (name Reference) U) (field (name Value) STM32F103C8) (field (name Footprint) LQFP48)) (pins (pin (num 1) (name VBAT) (type power_in)) (pin (num 2) (name PC13/TAMPER_RTC) (type BiDi)) (pin (num 3) (name PC14/OSC32_IN) (type BiDi)) (pin (num 4) (name PC15/OSC32_OUT) (type BiDi)) (pin (num 5) (name PD0/OSC_IN) (type BiDi)) (pin (num 6) (name PD1/OSC_OUT) (type BiDi)) (pin (num 7) (name ~NRST) (type input)) (pin (num 8) (name VSSA) (type power_in)) (pin (num 9) (name VDDA) (type power_in)) (pin (num 10) (name WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR/PA0) (type BiDi)) (pin (num 11) (name USART2_RTS/ADC12_IN1/TIM2_CH2/PA1) (type BiDi)) (pin (num 12) (name USART2_TX/ADC12_IN2/TIM2_CH3/PA2) (type BiDi)) (pin (num 13) (name USART2_RX/ADC12_IN3/TIM2_CH4/PA3) (type BiDi)) (pin (num 14) (name SPI1_NSS/USART2_CK/ADC12_IN4/PA4) (type BiDi)) (pin (num 15) (name SPI1_SCK/ADC12_IN5/PA5) (type BiDi)) (pin (num 16) (name SPI1_MISO/ADC12_IN6/TIM3_CH1/PA6) (type BiDi)) (pin (num 17) (name SPI1_MOSI/ADC12_IN7/TIM3_CH2/PA7) (type BiDi)) (pin (num 18) (name PB0/ADC12_IN8/TIM3_CH3) (type BiDi)) (pin (num 19) (name PB1/ADC12_IN9/TIM3_CH4) (type BiDi)) (pin (num 20) (name PB2/BOOT1) (type BiDi)) (pin (num 21) (name PB10/I2C2_SCL/USART3_TX) (type BiDi)) (pin (num 22) (name PB11/I2C2_SDA/USART3_RX) (type BiDi)) (pin (num 23) (name VSS) (type power_in)) (pin (num 24) (name VDD) (type power_in)) (pin (num 25) (name PB12/SPI2_NSS/I2C2_SMBA/USART3_CK/TIM1_BKIN) (type BiDi)) (pin (num 26) (name PB13/SPI2_SCK/USART3_CTS/TIM1_CH1N) (type BiDi)) (pin (num 27) (name PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N) (type BiDi)) (pin (num 28) (name PB15/SPI2_MOSI/TIM1_CH3N) (type BiDi)) (pin (num 29) (name USART1_CK/TIM1_CH1/MCO/PA8) (type BiDi)) (pin (num 30) (name USART1_TX/TIM1_CH2/PA9) (type BiDi)) (pin (num 31) (name USART1_RX/TIM1_CH3/PA10) (type BiDi)) (pin (num 32) (name USART1_CTS/CANRX/USBDM/TIM1_CH4/PA11) (type BiDi)) (pin (num 33) (name USART1_RTS/CANTX/USBDP/TIM1_ETR/PA12) (type BiDi)) (pin (num 34) (name JTMS/SWDIO/PA13) (type BiDi)) (pin (num 35) (name VSS) (type power_in)) (pin (num 36) (name VDD) (type power_in)) (pin (num 37) (name JTCK/SWCLK/PA14) (type BiDi)) (pin (num 38) (name JTDI/PA15) (type BiDi)) (pin (num 39) (name PB3/JTDO) (type BiDi)) (pin (num 40) (name PB4/NJTRST) (type BiDi)) (pin (num 41) (name PB5/I2C1_SMBA) (type BiDi)) (pin (num 42) (name PB6/I2C1_SCL/TIM4_CH1) (type BiDi)) (pin (num 43) (name PB7/I2C1_SDA/TIM4_CH2) (type BiDi)) (pin (num 44) (name BOOT0) (type input)) (pin (num 45) (name PB8/TIM4_CH3) (type BiDi)) (pin (num 46) (name PB9/TIM4_CH4) (type BiDi)) (pin (num 47) (name VSS) (type power_in)) (pin (num 48) (name VDD) (type power_in))))) (libraries (library (logical stm32) (uri /media/HTPC/ele/kicad-library/library/stm32.lib)) (library (logical 6n137) (uri /home/pekka/git/bldc-drive/hardware/bldc_control_v3/../libraries/6n137.lib)) (library (logical random_sn74lv8t245) (uri /media/HTPC/ele/kicad-library/random_sn74lv8t245.lib)) (library (logical 74xx) (uri /media/HTPC/ele/kicad-library/library/74xx.lib)) (library (logical device) (uri /media/HTPC/ele/kicad-library/library/device.lib)) (library (logical regul) (uri /media/HTPC/ele/kicad-library/library/regul.lib)) (library (logical opto) (uri /media/HTPC/ele/kicad-library/library/opto.lib)) (library (logical conn) (uri /media/HTPC/ele/kicad-library/library/conn.lib))) (nets (net (code 1) (name "Net-(P13-Pad1)") (node (ref R16) (pin 2)) (node (ref P13) (pin 1)) (node (ref U2) (pin 7))) (net (code 2) (name GND) (node (ref U2) (pin 44)) (node (ref U2) (pin 23)) (node (ref U2) (pin 20)) (node (ref P1) (pin 3)) (node (ref U2) (pin 8)) (node (ref U2) (pin 47)) (node (ref U2) (pin 35)) (node (ref R17) (pin 2)) (node (ref R18) (pin 2)) (node (ref R19) (pin 2)) (node (ref C4) (pin 2)) (node (ref C9) (pin 2)) (node (ref P6) (pin 1)) (node (ref P12) (pin 3)) (node (ref DD1) (pin 13)) (node (ref DD1) (pin 22)) (node (ref DD1) (pin 12)) (node (ref DD1) (pin 11)) (node (ref U5) (pin 13)) (node (ref C17) (pin 2)) (node (ref C16) (pin 2)) (node (ref U3) (pin 5)) (node (ref U1) (pin 1)) (node (ref P4) (pin 8)) (node (ref R5) (pin 1)) (node (ref C1) (pin 2)) (node (ref P5) (pin 1)) (node (ref P10) (pin 5)) (node (ref C2) (pin 2)) (node (ref U5) (pin 1)) (node (ref C8) (pin 2)) (node (ref C5) (pin 2)) (node (ref C14) (pin 2)) (node (ref C6) (pin 2)) (node (ref P13) (pin 2)) (node (ref C3) (pin 2)) (node (ref U5) (pin 10)) (node (ref C15) (pin 2)) (node (ref C12) (pin 2)) (node (ref P9) (pin 4)) (node (ref C7) (pin 2)) (node (ref C13) (pin 2)) (node (ref C10) (pin 2)) (node (ref IC1) (pin 3)) (node (ref P7) (pin 1)) (node (ref U4) (pin 8)) (node (ref U5) (pin 7)) (node (ref U4) (pin 12)) (node (ref C11) (pin 2)) (node (ref U5) (pin 4)) (node (ref P11) (pin 3))) (net (code 3) (name "Net-(D1-Pad2)") (node (ref D1) (pin 2)) (node (ref R17) (pin 1))) (net (code 4) (name "Net-(D3-Pad2)") (node (ref D3) (pin 2)) (node (ref R19) (pin 1))) (net (code 5) (name "Net-(D2-Pad2)") (node (ref D2) (pin 2)) (node (ref R18) (pin 1))) (net (code 6) (name /ENC_Z_3V3) (node (ref U4) (pin 11)) (node (ref U2) (pin 46))) (net (code 7) (name "Net-(U4-Pad13)") (node (ref U4) (pin 13))) (net (code 8) (name "Net-(U4-Pad14)") (node (ref U4) (pin 14))) (net (code 9) (name "Net-(U4-Pad15)") (node (ref U4) (pin 15))) (net (code 10) (name /AP) (node (ref U4) (pin 2)) (node (ref P12) (pin 1)) (node (ref P1) (pin 1))) (net (code 11) (name /BP) (node (ref P12) (pin 4)) (node (ref U4) (pin 6)) (node (ref P1) (pin 4))) (net (code 12) (name /DIR_COM) (node (ref U3) (pin 3)) (node (ref P3) (pin 1))) (net (code 13) (name /ENC_A_3V3) (node (ref U5) (pin 2)) (node (ref U4) (pin 3)) (node (ref U2) (pin 10))) (net (code 14) (name "Net-(P10-Pad3)") (node (ref P10) (pin 3)) (node (ref U5) (pin 3))) (net (code 15) (name +3.3V) (node (ref C12) (pin 1)) (node (ref C13) (pin 1)) (node (ref C3) (pin 1)) (node (ref P2) (pin 3)) (node (ref C11) (pin 1)) (node (ref U2) (pin 1)) (node (ref R16) (pin 1)) (node (ref U1) (pin 2)) (node (ref C17) (pin 1)) (node (ref DD1) (pin 23)) (node (ref DD1) (pin 24)) (node (ref C6) (pin 1)) (node (ref P7) (pin 2)) (node (ref C8) (pin 1)) (node (ref P9) (pin 3)) (node (ref C9) (pin 1)) (node (ref U2) (pin 36)) (node (ref U2) (pin 24)) (node (ref U2) (pin 48)) (node (ref P8) (pin 3)) (node (ref U2) (pin 9)) (node (ref U5) (pin 14)) (node (ref U4) (pin 4)) (node (ref U4) (pin 16)) (node (ref C14) (pin 1))) (net (code 16) (name "Net-(P10-Pad4)") (node (ref U5) (pin 11)) (node (ref P10) (pin 4))) (net (code 17) (name /ENC_B_3V3) (node (ref U2) (pin 11)) (node (ref U5) (pin 12)) (node (ref U4) (pin 5))) (net (code 18) (name "Net-(R2-Pad1)") (node (ref U3) (pin 1)) (node (ref R2) (pin 1))) (net (code 19) (name /ZP) (node (ref U4) (pin 10)) (node (ref P12) (pin 7)) (node (ref P1) (pin 7))) (net (code 20) (name "Net-(R3-Pad1)") (node (ref U3) (pin 4)) (node (ref R3) (pin 1))) (net (code 21) (name +5V) (node (ref C1) (pin 1)) (node (ref C2) (pin 1)) (node (ref P8) (pin 1)) (node (ref R9) (pin 2)) (node (ref U3) (pin 8)) (node (ref C16) (pin 1)) (node (ref U1) (pin 3)) (node (ref P4) (pin 7)) (node (ref DD1) (pin 1)) (node (ref DD1) (pin 2)) (node (ref R8) (pin 2)) (node (ref C10) (pin 1)) (node (ref P2) (pin 1)) (node (ref R10) (pin 2))) (net (code 22) (name /BM) (node (ref P1) (pin 5)) (node (ref P12) (pin 5)) (node (ref R14) (pin 2))) (net (code 23) (name "Net-(R14-Pad1)") (node (ref R15) (pin 1)) (node (ref R14) (pin 1)) (node (ref U4) (pin 7))) (net (code 24) (name "Net-(R20-Pad1)") (node (ref R21) (pin 1)) (node (ref R20) (pin 1)) (node (ref U4) (pin 9))) (net (code 25) (name /AM) (node (ref R11) (pin 2)) (node (ref P12) (pin 2)) (node (ref P1) (pin 2))) (net (code 26) (name /ZM) (node (ref P12) (pin 8)) (node (ref P1) (pin 8)) (node (ref R20) (pin 2))) (net (code 27) (name /ENC_SUPPLY) (node (ref R4) (pin 2)) (node (ref C15) (pin 1)) (node (ref P1) (pin 6)) (node (ref P12) (pin 6)) (node (ref P2) (pin 2))) (net (code 28) (name "Net-(R11-Pad1)") (node (ref U4) (pin 1)) (node (ref R11) (pin 1)) (node (ref R12) (pin 1))) (net (code 29) (name /2V5REF) (node (ref R5) (pin 2)) (node (ref R15) (pin 2)) (node (ref R4) (pin 1)) (node (ref R12) (pin 2)) (node (ref R21) (pin 2))) (net (code 30) (name "Net-(P10-Pad1)") (node (ref U5) (pin 6)) (node (ref P10) (pin 1))) (net (code 31) (name "Net-(P10-Pad2)") (node (ref P10) (pin 2)) (node (ref U5) (pin 8))) (net (code 32) (name /ENA_COM) (node (ref P3) (pin 5)) (node (ref IC1) (pin 2))) (net (code 33) (name /STEP_I) (node (ref P3) (pin 4)) (node (ref R2) (pin 2))) (net (code 34) (name /STEP_COM) (node (ref P3) (pin 3)) (node (ref U3) (pin 2))) (net (code 35) (name /DIR_I) (node (ref P3) (pin 2)) (node (ref R3) (pin 2))) (net (code 37) (name "Net-(P3-Pad6)") (node (ref P3) (pin 6)) (node (ref R1) (pin 2))) (net (code 38) (name "Net-(DD1-Pad18)") (node (ref DD1) (pin 18))) (net (code 39) (name "Net-(DD1-Pad17)") (node (ref DD1) (pin 17))) (net (code 40) (name /LED2) (node (ref U2) (pin 4)) (node (ref D3) (pin 1))) (net (code 41) (name /ENA_3V3) (node (ref DD1) (pin 21)) (node (ref U2) (pin 15))) (net (code 42) (name /MEAS_BUS) (node (ref U2) (pin 14)) (node (ref P5) (pin 2))) (net (code 43) (name "Net-(P5-Pad3)") (node (ref P5) (pin 3))) (net (code 44) (name "Net-(P5-Pad4)") (node (ref P5) (pin 4))) (net (code 45) (name /LED0) (node (ref U2) (pin 2)) (node (ref D1) (pin 1))) (net (code 46) (name /LED1) (node (ref U2) (pin 3)) (node (ref D2) (pin 1))) (net (code 47) (name /DIR_3V3) (node (ref DD1) (pin 19)) (node (ref U2) (pin 17))) (net (code 48) (name /L_C) (node (ref P4) (pin 6)) (node (ref U2) (pin 28))) (net (code 49) (name /H_A) (node (ref P4) (pin 1)) (node (ref U2) (pin 29))) (net (code 50) (name /H_B) (node (ref P4) (pin 3)) (node (ref U2) (pin 30))) (net (code 51) (name /H_C) (node (ref U2) (pin 31)) (node (ref P4) (pin 5))) (net (code 52) (name /L_A) (node (ref P4) (pin 2)) (node (ref U2) (pin 26))) (net (code 53) (name /L_B) (node (ref P4) (pin 4)) (node (ref U2) (pin 27))) (net (code 54) (name /HALL_A) (node (ref R6) (pin 1)) (node (ref U2) (pin 42)) (node (ref P6) (pin 5))) (net (code 55) (name /HALL_B) (node (ref P6) (pin 4)) (node (ref R7) (pin 1)) (node (ref U2) (pin 43))) (net (code 56) (name /HALL_C) (node (ref U2) (pin 45)) (node (ref R13) (pin 1)) (node (ref P6) (pin 3))) (net (code 57) (name /SWDIO) (node (ref U2) (pin 34)) (node (ref P9) (pin 1))) (net (code 58) (name /SWCLK) (node (ref P9) (pin 2)) (node (ref U2) (pin 37))) (net (code 59) (name /USART_TX) (node (ref U2) (pin 21)) (node (ref P7) (pin 4))) (net (code 60) (name /USART_RX) (node (ref P7) (pin 3)) (node (ref U2) (pin 22))) (net (code 61) (name /STEP_3V3) (node (ref DD1) (pin 20)) (node (ref U2) (pin 16))) (net (code 62) (name /TDI) (node (ref U2) (pin 38))) (net (code 63) (name "Net-(U2-Pad25)") (node (ref U2) (pin 25))) (net (code 64) (name "Net-(U2-Pad18)") (node (ref U2) (pin 18))) (net (code 65) (name "Net-(U2-Pad19)") (node (ref U2) (pin 19))) (net (code 66) (name "Net-(U2-Pad40)") (node (ref U2) (pin 40))) (net (code 67) (name "Net-(U2-Pad41)") (node (ref U2) (pin 41))) (net (code 68) (name "Net-(C4-Pad1)") (node (ref X1) (pin 1)) (node (ref U2) (pin 5)) (node (ref C4) (pin 1))) (net (code 69) (name "Net-(C5-Pad1)") (node (ref X1) (pin 2)) (node (ref U2) (pin 6)) (node (ref C5) (pin 1))) (net (code 70) (name "Net-(U2-Pad39)") (node (ref U2) (pin 39))) (net (code 71) (name /ENA) (node (ref IC1) (pin 4)) (node (ref DD1) (pin 3)) (node (ref R8) (pin 1))) (net (code 72) (name /STEP) (node (ref U3) (pin 7)) (node (ref R9) (pin 1)) (node (ref DD1) (pin 4))) (net (code 73) (name /DIR) (node (ref U3) (pin 6)) (node (ref DD1) (pin 5)) (node (ref R10) (pin 1))) (net (code 74) (name "Net-(DD1-Pad6)") (node (ref DD1) (pin 6))) (net (code 75) (name "Net-(DD1-Pad7)") (node (ref DD1) (pin 7))) (net (code 76) (name "Net-(DD1-Pad8)") (node (ref DD1) (pin 8))) (net (code 77) (name "Net-(DD1-Pad9)") (node (ref DD1) (pin 9))) (net (code 78) (name "Net-(DD1-Pad10)") (node (ref DD1) (pin 10))) (net (code 79) (name "Net-(DD1-Pad14)") (node (ref DD1) (pin 14))) (net (code 80) (name "Net-(DD1-Pad15)") (node (ref DD1) (pin 15))) (net (code 81) (name "Net-(DD1-Pad16)") (node (ref DD1) (pin 16))) (net (code 82) (name /USART2_TX) (node (ref P11) (pin 2)) (node (ref U2) (pin 12))) (net (code 83) (name /USART2_RX) (node (ref U2) (pin 13)) (node (ref P11) (pin 1))) (net (code 84) (name /HALL_SUPPLY) (node (ref R6) (pin 2)) (node (ref P6) (pin 2)) (node (ref C7) (pin 1)) (node (ref R7) (pin 2)) (node (ref R13) (pin 2)) (node (ref P8) (pin 2))) (net (code 85) (name /ERROR_OUT) (node (ref U2) (pin 32)) (node (ref U5) (pin 5))) (net (code 86) (name /STATUS_OUT) (node (ref U2) (pin 33)) (node (ref U5) (pin 9))) (net (code 87) (name "Net-(IC1-Pad1)") (node (ref IC1) (pin 1)) (node (ref R1) (pin 1))))) ================================================ FILE: hardware/bldc_control_v3/bldc_control_ver3.pro ================================================ update=Sat 30 Apr 2016 12:53:15 PM EEST version=1 last_client=kicad [pcbnew] version=1 LastNetListRead= UseCmpFile=1 PadDrill=0.600000000000 PadDrillOvalY=0.600000000000 PadSizeH=1.500000000000 PadSizeV=1.500000000000 PcbTextSizeV=1.500000000000 PcbTextSizeH=1.500000000000 PcbTextThickness=0.300000000000 ModuleTextSizeV=1.000000000000 ModuleTextSizeH=1.000000000000 ModuleTextSizeThickness=0.150000000000 SolderMaskClearance=0.000000000000 SolderMaskMinWidth=0.000000000000 DrawSegmentWidth=0.200000000000 BoardOutlineThickness=0.100000000000 ModuleOutlineThickness=0.150000000000 [cvpcb] version=1 NetIExt=net [general] version=1 [eeschema] version=1 LibDir=/media/HTPC/ele/kicad-library/library;../libraries [eeschema/libraries] LibName1=power LibName2=device LibName3=transistors LibName4=conn LibName5=linear LibName6=regul LibName7=74xx LibName8=cmos4000 LibName9=adc-dac LibName10=memory LibName11=xilinx LibName12=microcontrollers LibName13=dsp LibName14=microchip LibName15=analog_switches LibName16=motorola LibName17=texas LibName18=intel LibName19=audio LibName20=interface LibName21=digital-audio LibName22=philips LibName23=display LibName24=cypress LibName25=siliconi LibName26=opto LibName27=atmel LibName28=contrib LibName29=valves LibName30=stm32 LibName31=../libraries/6n137 LibName32=/media/HTPC/ele/kicad-library/random_sn74lv8t245 ================================================ FILE: hardware/bldc_control_v3/bldc_control_ver3.sch ================================================ EESchema Schematic File Version 2 LIBS:power LIBS:device LIBS:transistors LIBS:conn LIBS:linear LIBS:regul LIBS:74xx LIBS:cmos4000 LIBS:adc-dac LIBS:memory LIBS:xilinx LIBS:microcontrollers LIBS:dsp LIBS:microchip LIBS:analog_switches LIBS:motorola LIBS:texas LIBS:intel LIBS:audio LIBS:interface LIBS:digital-audio LIBS:philips LIBS:display LIBS:cypress LIBS:siliconi LIBS:opto LIBS:atmel LIBS:contrib LIBS:valves LIBS:stm32 LIBS:6n137 LIBS:random_sn74lv8t245 LIBS:bldc_control_ver3-cache EELAYER 25 0 EELAYER END $Descr A4 11693 8268 encoding utf-8 Sheet 1 1 Title "" Date "" Rev "" Comp "" Comment1 "" Comment2 "" Comment3 "" Comment4 "" $EndDescr $Comp L STM32F103C8 U2 U 1 1 562A9BF0 P 5350 3300 F 0 "U2" H 4050 4950 50 0000 C CNN F 1 "STM32F103C8" H 6400 1650 50 0000 C CNN F 2 "Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm" H 5350 3300 50 0000 C CNN F 3 "" H 5350 3300 60 0000 C CNN 1 5350 3300 1 0 0 -1 $EndComp $Comp L CONN_01X08 P4 U 1 1 562A9C7D P 1700 2850 F 0 "P4" H 1700 3300 50 0000 C CNN F 1 "CONN_01X08" V 1800 2850 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x08" H 1700 2850 60 0001 C CNN F 3 "" H 1700 2850 60 0000 C CNN 1 1700 2850 -1 0 0 1 $EndComp $Comp L GND #PWR10 U 1 1 562A9CF6 P 2300 2500 F 0 "#PWR10" H 2300 2500 30 0001 C CNN F 1 "GND" H 2300 2430 30 0001 C CNN F 2 "" H 2300 2500 60 0000 C CNN F 3 "" H 2300 2500 60 0000 C CNN 1 2300 2500 0 -1 -1 0 $EndComp $Comp L +5V #PWR12 U 1 1 562A9D10 P 2350 2600 F 0 "#PWR12" H 2350 2690 20 0001 C CNN F 1 "+5V" H 2350 2690 30 0000 C CNN F 2 "" H 2350 2600 60 0000 C CNN F 3 "" H 2350 2600 60 0000 C CNN 1 2350 2600 0 1 1 0 $EndComp Text Label 2000 2700 0 60 ~ 0 L_C Text Label 2000 2800 0 60 ~ 0 H_C Text Label 2000 2900 0 60 ~ 0 L_B Text Label 2000 3000 0 60 ~ 0 H_B Text Label 2000 3100 0 60 ~ 0 L_A Text Label 2000 3200 0 60 ~ 0 H_A $Comp L NCP1117ST33T3G U1 U 1 1 562A9DDA P 1700 850 F 0 "U1" H 1700 1100 40 0000 C CNN F 1 "NCP1117ST33T3G" H 1700 1050 40 0000 C CNN F 2 "acronet:SOT223_S" H 1700 850 60 0001 C CNN F 3 "" H 1700 850 60 0000 C CNN 1 1700 850 1 0 0 -1 $EndComp $Comp L +5V #PWR5 U 1 1 562A9E57 P 900 600 F 0 "#PWR5" H 900 690 20 0001 C CNN F 1 "+5V" H 900 690 30 0000 C CNN F 2 "" H 900 600 60 0000 C CNN F 3 "" H 900 600 60 0000 C CNN 1 900 600 1 0 0 -1 $EndComp $Comp L GND #PWR8 U 1 1 562A9E81 P 1700 1400 F 0 "#PWR8" H 1700 1400 30 0001 C CNN F 1 "GND" H 1700 1330 30 0001 C CNN F 2 "" H 1700 1400 60 0000 C CNN F 3 "" H 1700 1400 60 0000 C CNN 1 1700 1400 1 0 0 -1 $EndComp $Comp L +3.3V #PWR24 U 1 1 562A9EA6 P 2550 700 F 0 "#PWR24" H 2550 660 30 0001 C CNN F 1 "+3.3V" H 2550 810 30 0000 C CNN F 2 "" H 2550 700 60 0000 C CNN F 3 "" H 2550 700 60 0000 C CNN 1 2550 700 1 0 0 -1 $EndComp $Comp L +3.3V #PWR42 U 1 1 562A9F19 P 5050 1550 F 0 "#PWR42" H 5050 1510 30 0001 C CNN F 1 "+3.3V" H 5050 1660 30 0000 C CNN F 2 "" H 5050 1550 60 0000 C CNN F 3 "" H 5050 1550 60 0000 C CNN 1 5050 1550 1 0 0 -1 $EndComp $Comp L +3.3V #PWR43 U 1 1 562A9F30 P 5200 1550 F 0 "#PWR43" H 5200 1510 30 0001 C CNN F 1 "+3.3V" H 5200 1660 30 0000 C CNN F 2 "" H 5200 1550 60 0000 C CNN F 3 "" H 5200 1550 60 0000 C CNN 1 5200 1550 1 0 0 -1 $EndComp $Comp L +3.3V #PWR45 U 1 1 562A9F47 P 5350 1550 F 0 "#PWR45" H 5350 1510 30 0001 C CNN F 1 "+3.3V" H 5350 1660 30 0000 C CNN F 2 "" H 5350 1550 60 0000 C CNN F 3 "" H 5350 1550 60 0000 C CNN 1 5350 1550 1 0 0 -1 $EndComp $Comp L GND #PWR44 U 1 1 562A9F6D P 5200 5300 F 0 "#PWR44" H 5200 5300 30 0001 C CNN F 1 "GND" H 5200 5230 30 0001 C CNN F 2 "" H 5200 5300 60 0000 C CNN F 3 "" H 5200 5300 60 0000 C CNN 1 5200 5300 1 0 0 -1 $EndComp $Comp L +3.3V #PWR47 U 1 1 562AA05A P 5650 1550 F 0 "#PWR47" H 5650 1510 30 0001 C CNN F 1 "+3.3V" H 5650 1660 30 0000 C CNN F 2 "" H 5650 1550 60 0000 C CNN F 3 "" H 5650 1550 60 0000 C CNN 1 5650 1550 1 0 0 -1 $EndComp $Comp L R R16 U 1 1 562AA08B P 3650 1600 F 0 "R16" V 3730 1600 40 0000 C CNN F 1 "4k7" V 3657 1601 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 3580 1600 30 0001 C CNN F 3 "" H 3650 1600 30 0000 C CNN 1 3650 1600 1 0 0 -1 $EndComp $Comp L +3.3V #PWR34 U 1 1 562AA0DE P 3650 1350 F 0 "#PWR34" H 3650 1310 30 0001 C CNN F 1 "+3.3V" H 3650 1460 30 0000 C CNN F 2 "" H 3650 1350 60 0000 C CNN F 3 "" H 3650 1350 60 0000 C CNN 1 3650 1350 1 0 0 -1 $EndComp $Comp L CRYSTAL X1 U 1 1 562AA11F P 3150 2100 F 0 "X1" H 3150 2250 60 0000 C CNN F 1 "8MHz" H 3150 1950 60 0000 C CNN F 2 "Crystals:Crystal_HC49-SD_SMD" H 3150 2100 60 0001 C CNN F 3 "" H 3150 2100 60 0000 C CNN 1 3150 2100 0 1 1 0 $EndComp $Comp L C C4 U 1 1 562AA19F P 2750 1800 F 0 "C4" H 2750 1900 40 0000 L CNN F 1 "C" H 2756 1715 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2788 1650 30 0001 C CNN F 3 "" H 2750 1800 60 0000 C CNN 1 2750 1800 0 1 1 0 $EndComp $Comp L C C5 U 1 1 562AA1DA P 2750 2400 F 0 "C5" H 2750 2500 40 0000 L CNN F 1 "C" H 2756 2315 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2788 2250 30 0001 C CNN F 3 "" H 2750 2400 60 0000 C CNN 1 2750 2400 0 1 1 0 $EndComp $Comp L GND #PWR16 U 1 1 562AA2A6 P 2550 2400 F 0 "#PWR16" H 2550 2400 30 0001 C CNN F 1 "GND" H 2550 2330 30 0001 C CNN F 2 "" H 2550 2400 60 0000 C CNN F 3 "" H 2550 2400 60 0000 C CNN 1 2550 2400 0 1 1 0 $EndComp $Comp L GND #PWR15 U 1 1 562AA2CF P 2550 1800 F 0 "#PWR15" H 2550 1800 30 0001 C CNN F 1 "GND" H 2550 1730 30 0001 C CNN F 2 "" H 2550 1800 60 0000 C CNN F 3 "" H 2550 1800 60 0000 C CNN 1 2550 1800 0 1 1 0 $EndComp Text Label 7000 2800 0 60 ~ 0 H_A Text Label 7000 2900 0 60 ~ 0 H_B Text Label 7000 3000 0 60 ~ 0 H_C Text Label 3500 4450 0 60 ~ 0 L_A Text Label 3500 4550 0 60 ~ 0 L_B Text Label 3500 4650 0 60 ~ 0 L_C Text Label 3500 3750 0 60 ~ 0 HALL_A Text Label 3500 3850 0 60 ~ 0 HALL_B Text Label 3500 3950 0 60 ~ 0 HALL_C Text Label 7000 2000 0 60 ~ 0 ENC_A_3V3 Text Label 7000 2100 0 60 ~ 0 ENC_B_3V3 Text Label 7000 3300 0 60 ~ 0 SWDIO Text Label 7000 3400 0 60 ~ 0 SWCLK Text Label 3400 4150 0 60 ~ 0 USART_TX Text Label 3400 4250 0 60 ~ 0 USART_RX Text Label 7050 2600 0 60 ~ 0 STEP_3V3 Text Label 7050 2700 0 60 ~ 0 DIR_3V3 Text Label 7050 2500 0 60 ~ 0 ENA_3V3 Text Label 6950 2400 0 60 ~ 0 MEAS_BUS $Comp L CONN_01X04 P5 U 1 1 562AB1AB P 1700 3750 F 0 "P5" H 1700 4000 50 0000 C CNN F 1 "CONN_01X04" V 1800 3750 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 1700 3750 60 0001 C CNN F 3 "" H 1700 3750 60 0000 C CNN 1 1700 3750 -1 0 0 1 $EndComp $Comp L GND #PWR9 U 1 1 562AB23C P 2250 3900 F 0 "#PWR9" H 2250 3900 30 0001 C CNN F 1 "GND" H 2250 3830 30 0001 C CNN F 2 "" H 2250 3900 60 0000 C CNN F 3 "" H 2250 3900 60 0000 C CNN 1 2250 3900 0 -1 -1 0 $EndComp Text Label 1950 3800 0 60 ~ 0 MEAS_BUS Text Label 3550 2800 0 60 ~ 0 LED0 Text Label 3550 2900 0 60 ~ 0 LED1 Text Label 3550 3000 0 60 ~ 0 LED2 $Comp L C C1 U 1 1 562AB863 P 900 1050 F 0 "C1" H 900 1150 40 0000 L CNN F 1 "100n" H 906 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 938 900 30 0001 C CNN F 3 "" H 900 1050 60 0000 C CNN 1 900 1050 1 0 0 -1 $EndComp $Comp L C C2 U 1 1 562AB8FF P 1100 1050 F 0 "C2" H 1100 1150 40 0000 L CNN F 1 "100n" H 1106 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 1138 900 30 0001 C CNN F 3 "" H 1100 1050 60 0000 C CNN 1 1100 1050 1 0 0 -1 $EndComp $Comp L C C3 U 1 1 562AB935 P 2150 1050 F 0 "C3" H 2150 1150 40 0000 L CNN F 1 "100n" H 2156 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2188 900 30 0001 C CNN F 3 "" H 2150 1050 60 0000 C CNN 1 2150 1050 1 0 0 -1 $EndComp $Comp L C C6 U 1 1 562AB984 P 2350 1050 F 0 "C6" H 2350 1150 40 0000 L CNN F 1 "100n" H 2356 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2388 900 30 0001 C CNN F 3 "" H 2350 1050 60 0000 C CNN 1 2350 1050 1 0 0 -1 $EndComp $Comp L C C8 U 1 1 562AB9BC P 2500 1050 F 0 "C8" H 2500 1150 40 0000 L CNN F 1 "100n" H 2506 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2538 900 30 0001 C CNN F 3 "" H 2500 1050 60 0000 C CNN 1 2500 1050 1 0 0 -1 $EndComp $Comp L C C9 U 1 1 562AB9F9 P 2700 1050 F 0 "C9" H 2700 1150 40 0000 L CNN F 1 "100n" H 2706 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2738 900 30 0001 C CNN F 3 "" H 2700 1050 60 0000 C CNN 1 2700 1050 1 0 0 -1 $EndComp $Comp L GND #PWR25 U 1 1 562AC71E P 3450 3350 F 0 "#PWR25" H 3450 3350 30 0001 C CNN F 1 "GND" H 3450 3280 30 0001 C CNN F 2 "" H 3450 3350 60 0000 C CNN F 3 "" H 3450 3350 60 0000 C CNN 1 3450 3350 0 1 1 0 $EndComp $Comp L GND #PWR28 U 1 1 562AC9AF P 3500 1250 F 0 "#PWR28" H 3500 1250 30 0001 C CNN F 1 "GND" H 3500 1180 30 0001 C CNN F 2 "" H 3500 1250 60 0000 C CNN F 3 "" H 3500 1250 60 0000 C CNN 1 3500 1250 -1 0 0 1 $EndComp $Comp L +3.3V #PWR31 U 1 1 562ACB5B P 3650 2600 F 0 "#PWR31" H 3650 2560 30 0001 C CNN F 1 "+3.3V" H 3650 2710 30 0000 C CNN F 2 "" H 3650 2600 60 0000 C CNN F 3 "" H 3650 2600 60 0000 C CNN 1 3650 2600 0 -1 -1 0 $EndComp Text Label 7000 3500 0 60 ~ 0 TDI $Comp L LED D1 U 1 1 562ACE41 P 7000 1000 F 0 "D1" H 7000 1100 50 0000 C CNN F 1 "LED" H 7000 900 50 0000 C CNN F 2 "LEDs:LED-0805" H 7000 1000 60 0001 C CNN F 3 "" H 7000 1000 60 0000 C CNN 1 7000 1000 0 1 1 0 $EndComp $Comp L LED D2 U 1 1 562ACF1B P 7250 1000 F 0 "D2" H 7250 1100 50 0000 C CNN F 1 "LED" H 7250 900 50 0000 C CNN F 2 "LEDs:LED-0805" H 7250 1000 60 0001 C CNN F 3 "" H 7250 1000 60 0000 C CNN 1 7250 1000 0 1 1 0 $EndComp $Comp L LED D3 U 1 1 562ACF67 P 7450 1000 F 0 "D3" H 7450 1100 50 0000 C CNN F 1 "LED" H 7450 900 50 0000 C CNN F 2 "LEDs:LED-0805" H 7450 1000 60 0001 C CNN F 3 "" H 7450 1000 60 0000 C CNN 1 7450 1000 0 1 1 0 $EndComp $Comp L R R19 U 1 1 562ACFE4 P 7450 1500 F 0 "R19" V 7530 1500 40 0000 C CNN F 1 "330" V 7457 1501 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 7380 1500 30 0001 C CNN F 3 "" H 7450 1500 30 0000 C CNN 1 7450 1500 1 0 0 -1 $EndComp $Comp L R R18 U 1 1 562AD077 P 7250 1500 F 0 "R18" V 7330 1500 40 0000 C CNN F 1 "330" V 7257 1501 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 7180 1500 30 0001 C CNN F 3 "" H 7250 1500 30 0000 C CNN 1 7250 1500 1 0 0 -1 $EndComp $Comp L R R17 U 1 1 562AD0DF P 7000 1500 F 0 "R17" V 7080 1500 40 0000 C CNN F 1 "330" V 7007 1501 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 6930 1500 30 0001 C CNN F 3 "" H 7000 1500 30 0000 C CNN 1 7000 1500 1 0 0 -1 $EndComp Text Label 7000 750 1 60 ~ 0 LED0 Text Label 7250 750 1 60 ~ 0 LED1 Text Label 7450 750 1 60 ~ 0 LED2 $Comp L GND #PWR54 U 1 1 562AD7FA P 7000 1750 F 0 "#PWR54" H 7000 1750 30 0001 C CNN F 1 "GND" H 7000 1680 30 0001 C CNN F 2 "" H 7000 1750 60 0000 C CNN F 3 "" H 7000 1750 60 0000 C CNN 1 7000 1750 1 0 0 -1 $EndComp $Comp L GND #PWR59 U 1 1 562AD8F7 P 7250 1750 F 0 "#PWR59" H 7250 1750 30 0001 C CNN F 1 "GND" H 7250 1680 30 0001 C CNN F 2 "" H 7250 1750 60 0000 C CNN F 3 "" H 7250 1750 60 0000 C CNN 1 7250 1750 1 0 0 -1 $EndComp $Comp L GND #PWR61 U 1 1 562AD944 P 7450 1750 F 0 "#PWR61" H 7450 1750 30 0001 C CNN F 1 "GND" H 7450 1680 30 0001 C CNN F 2 "" H 7450 1750 60 0000 C CNN F 3 "" H 7450 1750 60 0000 C CNN 1 7450 1750 1 0 0 -1 $EndComp $Comp L CONN_01X05 P6 U 1 1 562ADE31 P 1700 4550 F 0 "P6" H 1700 4850 50 0000 C CNN F 1 "CONN_01X05" V 1800 4550 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x05" H 1700 4550 60 0001 C CNN F 3 "" H 1700 4550 60 0000 C CNN 1 1700 4550 -1 0 0 1 $EndComp Text Label 1950 4350 0 60 ~ 0 HALL_A Text Label 1950 4450 0 60 ~ 0 HALL_B Text Label 1950 4550 0 60 ~ 0 HALL_C $Comp L GND #PWR11 U 1 1 562AE02E P 2300 4750 F 0 "#PWR11" H 2300 4750 30 0001 C CNN F 1 "GND" H 2300 4680 30 0001 C CNN F 2 "" H 2300 4750 60 0000 C CNN F 3 "" H 2300 4750 60 0000 C CNN 1 2300 4750 0 -1 -1 0 $EndComp $Comp L R R6 U 1 1 562AE5D5 P 2550 4050 F 0 "R6" V 2630 4050 40 0000 C CNN F 1 "2k2" V 2557 4051 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 2480 4050 30 0001 C CNN F 3 "" H 2550 4050 30 0000 C CNN 1 2550 4050 1 0 0 1 $EndComp $Comp L R R7 U 1 1 562AE709 P 2750 4050 F 0 "R7" V 2830 4050 40 0000 C CNN F 1 "2k2" V 2757 4051 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 2680 4050 30 0001 C CNN F 3 "" H 2750 4050 30 0000 C CNN 1 2750 4050 1 0 0 1 $EndComp $Comp L R R13 U 1 1 562AE768 P 2950 4050 F 0 "R13" V 3030 4050 40 0000 C CNN F 1 "2k2" V 2957 4051 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 2880 4050 30 0001 C CNN F 3 "" H 2950 4050 30 0000 C CNN 1 2950 4050 1 0 0 1 $EndComp $Comp L CONN_01X04 P9 U 1 1 562B0392 P 6050 5850 F 0 "P9" H 6050 6100 50 0000 C CNN F 1 "CONN_01X04" V 6150 5850 50 0000 C CNN F 2 "jst-ph:jst-ph-JST-PH4" H 6050 5850 60 0001 C CNN F 3 "" H 6050 5850 60 0000 C CNN 1 6050 5850 1 0 0 -1 $EndComp Text Label 5600 5700 0 60 ~ 0 SWDIO Text Label 5600 5800 0 60 ~ 0 SWCLK $Comp L GND #PWR49 U 1 1 562B09E7 P 5400 6000 F 0 "#PWR49" H 5400 6000 30 0001 C CNN F 1 "GND" H 5400 5930 30 0001 C CNN F 2 "" H 5400 6000 60 0000 C CNN F 3 "" H 5400 6000 60 0000 C CNN 1 5400 6000 0 1 1 0 $EndComp $Comp L +3.3V #PWR48 U 1 1 562B0BCE P 5400 5900 F 0 "#PWR48" H 5400 5860 30 0001 C CNN F 1 "+3.3V" H 5400 6010 30 0000 C CNN F 2 "" H 5400 5900 60 0000 C CNN F 3 "" H 5400 5900 60 0000 C CNN 1 5400 5900 0 -1 -1 0 $EndComp $Comp L CONN_01X04 P7 U 1 1 562B1330 P 1700 5250 F 0 "P7" H 1700 5500 50 0000 C CNN F 1 "CONN_01X04" V 1800 5250 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 1700 5250 60 0001 C CNN F 3 "" H 1700 5250 60 0000 C CNN 1 1700 5250 -1 0 0 1 $EndComp Text Label 1950 5100 0 60 ~ 0 USART_TX Text Label 1950 5200 0 60 ~ 0 USART_RX $Comp L GND #PWR14 U 1 1 562B17E6 P 2400 5400 F 0 "#PWR14" H 2400 5400 30 0001 C CNN F 1 "GND" H 2400 5330 30 0001 C CNN F 2 "" H 2400 5400 60 0000 C CNN F 3 "" H 2400 5400 60 0000 C CNN 1 2400 5400 0 -1 -1 0 $EndComp $Comp L +3.3V #PWR13 U 1 1 562B1A6F P 2400 5300 F 0 "#PWR13" H 2400 5260 30 0001 C CNN F 1 "+3.3V" H 2400 5410 30 0000 C CNN F 2 "" H 2400 5300 60 0000 C CNN F 3 "" H 2400 5300 60 0000 C CNN 1 2400 5300 0 1 1 0 $EndComp Text Label 2600 3800 0 60 ~ 0 HALL_SUPPLY $Comp L CONN_01X03 P2 U 1 1 562B2EC3 P 4500 7350 F 0 "P2" H 4500 7550 50 0000 C CNN F 1 "CONN_01X03" V 4600 7350 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 4500 7350 60 0001 C CNN F 3 "" H 4500 7350 60 0000 C CNN 1 4500 7350 -1 0 0 1 $EndComp Text Label 4750 7350 0 60 ~ 0 ENC_SUPPLY $Comp L +3.3V #PWR40 U 1 1 562B317B P 4900 7150 F 0 "#PWR40" H 4900 7110 30 0001 C CNN F 1 "+3.3V" H 4900 7260 30 0000 C CNN F 2 "" H 4900 7150 60 0000 C CNN F 3 "" H 4900 7150 60 0000 C CNN 1 4900 7150 0 1 1 0 $EndComp $Comp L +5V #PWR41 U 1 1 562B31E0 P 4900 7550 F 0 "#PWR41" H 4900 7640 20 0001 C CNN F 1 "+5V" H 4900 7640 30 0000 C CNN F 2 "" H 4900 7550 60 0000 C CNN F 3 "" H 4900 7550 60 0000 C CNN 1 4900 7550 0 1 1 0 $EndComp Text Label 1950 4650 0 60 ~ 0 HALL_SUPPLY $Comp L C C7 U 1 1 562B3C99 P 2950 4850 F 0 "C7" H 2950 4950 40 0000 L CNN F 1 "100n" H 2956 4765 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2988 4700 30 0001 C CNN F 3 "" H 2950 4850 60 0000 C CNN 1 2950 4850 1 0 0 -1 $EndComp $Comp L GND #PWR20 U 1 1 562B3E10 P 2950 5050 F 0 "#PWR20" H 2950 5050 30 0001 C CNN F 1 "GND" H 2950 4980 30 0001 C CNN F 2 "" H 2950 5050 60 0000 C CNN F 3 "" H 2950 5050 60 0000 C CNN 1 2950 5050 1 0 0 -1 $EndComp $Comp L R R8 U 1 1 562B5CB1 P 4300 5600 F 0 "R8" V 4380 5600 40 0000 C CNN F 1 "2k2" V 4307 5601 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 4230 5600 30 0001 C CNN F 3 "" H 4300 5600 30 0000 C CNN 1 4300 5600 0 -1 -1 0 $EndComp $Comp L GND #PWR17 U 1 1 562B60E8 P 4050 5800 F 0 "#PWR17" H 4050 5800 30 0001 C CNN F 1 "GND" H 4050 5730 30 0001 C CNN F 2 "" H 4050 5800 60 0000 C CNN F 3 "" H 4050 5800 60 0000 C CNN 1 4050 5800 0 -1 -1 0 $EndComp $Comp L R R1 U 1 1 562B644A P 2900 5550 F 0 "R1" V 2980 5550 40 0000 C CNN F 1 "330" V 2907 5551 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 2830 5550 30 0001 C CNN F 3 "" H 2900 5550 30 0000 C CNN 1 2900 5550 0 1 1 0 $EndComp Text Label 4450 5700 0 60 ~ 0 ENA $Comp L R R9 U 1 1 562C393B P 4600 6150 F 0 "R9" V 4680 6150 40 0000 C CNN F 1 "2k2" V 4607 6151 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 4530 6150 30 0001 C CNN F 3 "" H 4600 6150 30 0000 C CNN 1 4600 6150 0 -1 -1 0 $EndComp $Comp L GND #PWR19 U 1 1 562C3947 P 3950 6600 F 0 "#PWR19" H 3950 6600 30 0001 C CNN F 1 "GND" H 3950 6530 30 0001 C CNN F 2 "" H 3950 6600 60 0000 C CNN F 3 "" H 3950 6600 60 0000 C CNN 1 3950 6600 0 -1 -1 0 $EndComp $Comp L R R2 U 1 1 562C394E P 2900 6150 F 0 "R2" V 2980 6150 40 0000 C CNN F 1 "330" V 2907 6151 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 2830 6150 30 0001 C CNN F 3 "" H 2900 6150 30 0000 C CNN 1 2900 6150 0 1 1 0 $EndComp $Comp L R R10 U 1 1 562C3A82 P 4600 6450 F 0 "R10" V 4680 6450 40 0000 C CNN F 1 "2k2" V 4607 6451 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 4530 6450 30 0001 C CNN F 3 "" H 4600 6450 30 0000 C CNN 1 4600 6450 0 -1 -1 0 $EndComp $Comp L R R3 U 1 1 562C3A95 P 2900 6600 F 0 "R3" V 2980 6600 40 0000 C CNN F 1 "330" V 2907 6601 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 2830 6600 30 0001 C CNN F 3 "" H 2900 6600 30 0000 C CNN 1 2900 6600 0 1 1 0 $EndComp Text Label 4750 6250 0 60 ~ 0 STEP Text Label 4800 6550 0 60 ~ 0 DIR $Comp L CONN_01X06 P3 U 1 1 562CAF01 P 2000 6200 F 0 "P3" H 2000 6550 50 0000 C CNN F 1 "CONN_01X06" V 2100 6200 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x06" H 2000 6200 60 0001 C CNN F 3 "" H 2000 6200 60 0000 C CNN 1 2000 6200 -1 0 0 1 $EndComp Text Label 2300 5850 0 60 ~ 0 ENA_I Text Label 2200 6050 0 60 ~ 0 ENA_COM Text Label 2200 6150 0 60 ~ 0 STEP_I Text Label 2200 6250 0 60 ~ 0 STEP_COM Text Label 2200 6350 0 60 ~ 0 DIR_I Text Label 2200 6450 0 60 ~ 0 DIR_COM $Comp L CP2 C11 U 1 1 562CB9E7 P 3000 900 F 0 "C11" H 3000 1000 40 0000 L CNN F 1 "10u" H 3006 815 40 0000 L CNN F 2 "Capacitors_Tantalum_SMD:TantalC_SizeC_EIA-6032_Reflow" H 3038 750 30 0001 C CNN F 3 "" H 3000 900 60 0000 C CNN 1 3000 900 1 0 0 -1 $EndComp $Comp L +3.3V #PWR26 U 1 1 562CC2E1 P 3000 700 F 0 "#PWR26" H 3000 660 30 0001 C CNN F 1 "+3.3V" H 3000 810 30 0000 C CNN F 2 "" H 3000 700 60 0000 C CNN F 3 "" H 3000 700 60 0000 C CNN 1 3000 700 1 0 0 -1 $EndComp $Comp L GND #PWR27 U 1 1 562CC385 P 3000 1100 F 0 "#PWR27" H 3000 1100 30 0001 C CNN F 1 "GND" H 3000 1030 30 0001 C CNN F 2 "" H 3000 1100 60 0000 C CNN F 3 "" H 3000 1100 60 0000 C CNN 1 3000 1100 1 0 0 -1 $EndComp $Comp L C C12 U 1 1 562CC429 P 3300 900 F 0 "C12" H 3300 1000 40 0000 L CNN F 1 "100n" H 3306 815 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 3338 750 30 0001 C CNN F 3 "" H 3300 900 60 0000 C CNN 1 3300 900 1 0 0 -1 $EndComp $Comp L C C13 U 1 1 562CC4EF P 3550 900 F 0 "C13" H 3550 1000 40 0000 L CNN F 1 "100n" H 3556 815 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 3588 750 30 0001 C CNN F 3 "" H 3550 900 60 0000 C CNN 1 3550 900 1 0 0 -1 $EndComp $Comp L C C10 U 1 1 562CC87A P 650 1050 F 0 "C10" H 650 1150 40 0000 L CNN F 1 "100n" H 656 965 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 688 900 30 0001 C CNN F 3 "" H 650 1050 60 0000 C CNN 1 650 1050 1 0 0 -1 $EndComp $Comp L GND #PWR33 U 1 1 562CCD0D P 3300 1100 F 0 "#PWR33" H 3300 1100 30 0001 C CNN F 1 "GND" H 3300 1030 30 0001 C CNN F 2 "" H 3300 1100 60 0000 C CNN F 3 "" H 3300 1100 60 0000 C CNN 1 3300 1100 1 0 0 -1 $EndComp $Comp L GND #PWR36 U 1 1 562CCDBD P 3550 1100 F 0 "#PWR36" H 3550 1100 30 0001 C CNN F 1 "GND" H 3550 1030 30 0001 C CNN F 2 "" H 3550 1100 60 0000 C CNN F 3 "" H 3550 1100 60 0000 C CNN 1 3550 1100 1 0 0 -1 $EndComp $Comp L +3.3V #PWR32 U 1 1 562CCF1D P 3300 700 F 0 "#PWR32" H 3300 660 30 0001 C CNN F 1 "+3.3V" H 3300 810 30 0000 C CNN F 2 "" H 3300 700 60 0000 C CNN F 3 "" H 3300 700 60 0000 C CNN 1 3300 700 1 0 0 -1 $EndComp $Comp L C C15 U 1 1 57262549 P 5450 7350 F 0 "C15" H 5450 7450 40 0000 L CNN F 1 "100n" H 5456 7265 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 5488 7200 30 0001 C CNN F 3 "" H 5450 7350 60 0000 C CNN 1 5450 7350 1 0 0 -1 $EndComp $Comp L GND #PWR46 U 1 1 572628A1 P 5450 7650 F 0 "#PWR46" H 5450 7650 30 0001 C CNN F 1 "GND" H 5450 7580 30 0001 C CNN F 2 "" H 5450 7650 60 0000 C CNN F 3 "" H 5450 7650 60 0000 C CNN 1 5450 7650 1 0 0 -1 $EndComp $Comp L +5V #PWR23 U 1 1 57265BE9 P 4500 5500 F 0 "#PWR23" H 4500 5590 20 0001 C CNN F 1 "+5V" H 4500 5590 30 0000 C CNN F 2 "" H 4500 5500 60 0000 C CNN F 3 "" H 4500 5500 60 0000 C CNN 1 4500 5500 1 0 0 -1 $EndComp $Comp L +5V #PWR29 U 1 1 57265E4C P 4850 6150 F 0 "#PWR29" H 4850 6240 20 0001 C CNN F 1 "+5V" H 4850 6240 30 0000 C CNN F 2 "" H 4850 6150 60 0000 C CNN F 3 "" H 4850 6150 60 0000 C CNN 1 4850 6150 1 0 0 -1 $EndComp $Comp L +5V #PWR30 U 1 1 57265F0B P 4850 6450 F 0 "#PWR30" H 4850 6540 20 0001 C CNN F 1 "+5V" H 4850 6540 30 0000 C CNN F 2 "" H 4850 6450 60 0000 C CNN F 3 "" H 4850 6450 60 0000 C CNN 1 4850 6450 1 0 0 -1 $EndComp $Comp L SN74LVC8T245 DD1 U 1 1 572666EB P 9500 3950 F 0 "DD1" H 9150 4700 60 0000 L CNN F 1 "SN74LVC8T245" H 9100 4600 60 0000 L CNN F 2 "Housings_SSOP:SSOP-24_5.3x8.2mm_Pitch0.65mm" H 9500 3950 60 0001 C CNN F 3 "" H 9500 3950 60 0000 C CNN 1 9500 3950 1 0 0 -1 $EndComp Text Label 8450 3450 0 60 ~ 0 ENA Text Label 8450 3550 0 60 ~ 0 STEP Text Label 8450 3650 0 60 ~ 0 DIR Text Label 10350 3450 0 60 ~ 0 ENA_3V3 Text Label 10350 3550 0 60 ~ 0 STEP_3V3 Text Label 10350 3650 0 60 ~ 0 DIR_3V3 Text Label 10650 5750 0 60 ~ 0 ENC_A_3V3 Text Label 10650 5950 0 60 ~ 0 ENC_B_3V3 $Comp L +3.3V #PWR60 U 1 1 5726A552 P 10900 4350 F 0 "#PWR60" H 10900 4310 30 0001 C CNN F 1 "+3.3V" H 10900 4460 30 0000 C CNN F 2 "" H 10900 4350 60 0000 C CNN F 3 "" H 10900 4350 60 0000 C CNN 1 10900 4350 0 1 1 0 $EndComp $Comp L +5V #PWR57 U 1 1 5726ABE3 P 10550 4650 F 0 "#PWR57" H 10550 4740 20 0001 C CNN F 1 "+5V" H 10550 4740 30 0000 C CNN F 2 "" H 10550 4650 60 0000 C CNN F 3 "" H 10550 4650 60 0000 C CNN 1 10550 4650 0 1 1 0 $EndComp $Comp L GND #PWR53 U 1 1 5726B366 P 10250 5100 F 0 "#PWR53" H 10250 5100 30 0001 C CNN F 1 "GND" H 10250 5030 30 0001 C CNN F 2 "" H 10250 5100 60 0000 C CNN F 3 "" H 10250 5100 60 0000 C CNN 1 10250 5100 1 0 0 -1 $EndComp $Comp L C C16 U 1 1 5726BD38 P 10450 4850 F 0 "C16" H 10450 4950 40 0000 L CNN F 1 "100n" H 10456 4765 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 10488 4700 30 0001 C CNN F 3 "" H 10450 4850 60 0000 C CNN 1 10450 4850 1 0 0 -1 $EndComp $Comp L C C17 U 1 1 5726C050 P 10800 4850 F 0 "C17" H 10800 4950 40 0000 L CNN F 1 "100n" H 10806 4765 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 10838 4700 30 0001 C CNN F 3 "" H 10800 4850 60 0000 C CNN 1 10800 4850 1 0 0 -1 $EndComp $Comp L GND #PWR51 U 1 1 5726CFBE P 8800 4750 F 0 "#PWR51" H 8800 4750 30 0001 C CNN F 1 "GND" H 8800 4680 30 0001 C CNN F 2 "" H 8800 4750 60 0000 C CNN F 3 "" H 8800 4750 60 0000 C CNN 1 8800 4750 1 0 0 -1 $EndComp $Comp L +5V #PWR50 U 1 1 5726D35D P 8800 4350 F 0 "#PWR50" H 8800 4440 20 0001 C CNN F 1 "+5V" H 8800 4440 30 0000 C CNN F 2 "" H 8800 4350 60 0000 C CNN F 3 "" H 8800 4350 60 0000 C CNN 1 8800 4350 0 -1 -1 0 $EndComp $Comp L CONN_01X03 P8 U 1 1 57264900 P 650 4600 F 0 "P8" H 650 4800 50 0000 C CNN F 1 "CONN_01X03" V 750 4600 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 650 4600 60 0001 C CNN F 3 "" H 650 4600 60 0000 C CNN 1 650 4600 -1 0 0 1 $EndComp Text Label 900 4600 0 60 ~ 0 HALL_SUPPLY $Comp L +3.3V #PWR3 U 1 1 57264908 P 1050 4400 F 0 "#PWR3" H 1050 4360 30 0001 C CNN F 1 "+3.3V" H 1050 4510 30 0000 C CNN F 2 "" H 1050 4400 60 0000 C CNN F 3 "" H 1050 4400 60 0000 C CNN 1 1050 4400 0 1 1 0 $EndComp $Comp L +5V #PWR4 U 1 1 5726490E P 1050 4800 F 0 "#PWR4" H 1050 4890 20 0001 C CNN F 1 "+5V" H 1050 4890 30 0000 C CNN F 2 "" H 1050 4800 60 0000 C CNN F 3 "" H 1050 4800 60 0000 C CNN 1 1050 4800 0 1 1 0 $EndComp $Comp L GND #PWR55 U 1 1 57D1D684 P 9500 1250 F 0 "#PWR55" H 9500 1250 30 0001 C CNN F 1 "GND" H 9500 1180 30 0001 C CNN F 2 "" H 9500 1250 60 0000 C CNN F 3 "" H 9500 1250 60 0000 C CNN 1 9500 1250 1 0 0 -1 $EndComp $Comp L GND #PWR56 U 1 1 57D1D889 P 9500 1850 F 0 "#PWR56" H 9500 1850 30 0001 C CNN F 1 "GND" H 9500 1780 30 0001 C CNN F 2 "" H 9500 1850 60 0000 C CNN F 3 "" H 9500 1850 60 0000 C CNN 1 9500 1850 1 0 0 -1 $EndComp Text Label 7000 3100 0 60 ~ 0 ERROR_OUT Text Label 7000 3200 0 60 ~ 0 STATUS_OUT Text Label 8600 950 0 60 ~ 0 ERROR_OUT Text Label 8600 1550 0 60 ~ 0 STATUS_OUT $Comp L PC817 IC1 U 1 1 57D25E18 P 3500 5650 F 0 "IC1" H 3290 5840 40 0000 C CNN F 1 "PC817" H 3650 5460 40 0000 C CNN F 2 "Opto-Devices:Optocoupler_SMD_HandSoldering_KPC357_LTV35x_PC357_SingleChannel" H 3300 5470 30 0000 C CIN F 3 "" H 3500 5650 60 0000 C CNN 1 3500 5650 1 0 0 -1 $EndComp $Comp L CONN_01X03 P11 U 1 1 57D5278A P 7850 2200 F 0 "P11" H 7850 2400 50 0000 C CNN F 1 "CONN_01X03" V 7950 2200 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 7850 2200 60 0001 C CNN F 3 "" H 7850 2200 60 0000 C CNN 1 7850 2200 1 0 0 -1 $EndComp $Comp L GND #PWR52 U 1 1 57D53623 P 7650 2300 F 0 "#PWR52" H 7650 2300 30 0001 C CNN F 1 "GND" H 7650 2230 30 0001 C CNN F 2 "" H 7650 2300 60 0000 C CNN F 3 "" H 7650 2300 60 0000 C CNN 1 7650 2300 0 1 1 0 $EndComp Text Label 7000 2200 0 60 ~ 0 USART2_TX Text Label 7000 2300 0 60 ~ 0 USART2_RX $Comp L 74LS125 U5 U 2 1 587E4283 P 9500 950 F 0 "U5" H 9500 1300 50 0000 C CNN F 1 "74LS125" H 9500 1216 40 0000 C CNN F 2 "SMD_Packages:SOIC-14_N" H 9500 950 60 0001 C CNN F 3 "" H 9500 950 60 0000 C CNN 2 9500 950 1 0 0 -1 $EndComp $Comp L 74LS125 U5 U 3 1 587E49DF P 9500 1550 F 0 "U5" H 9500 1900 50 0000 C CNN F 1 "74LS125" H 9500 1816 40 0000 C CNN F 2 "SMD_Packages:SOIC-14_N" H 9500 1550 60 0001 C CNN F 3 "" H 9500 1550 60 0000 C CNN 3 9500 1550 1 0 0 -1 $EndComp $Comp L 74LS125 U5 U 1 1 587E4B01 P 9450 2200 F 0 "U5" H 9450 2550 50 0000 C CNN F 1 "74LS125" H 9450 2466 40 0000 C CNN F 2 "SMD_Packages:SOIC-14_N" H 9450 2200 60 0001 C CNN F 3 "" H 9450 2200 60 0000 C CNN 1 9450 2200 1 0 0 -1 $EndComp $Comp L 74LS125 U5 U 4 1 587E4BFD P 9500 2800 F 0 "U5" H 9500 3150 50 0000 C CNN F 1 "74LS125" H 9500 3066 40 0000 C CNN F 2 "SMD_Packages:SOIC-14_N" H 9500 2800 60 0001 C CNN F 3 "" H 9500 2800 60 0000 C CNN 4 9500 2800 1 0 0 -1 $EndComp $Comp L SFH6755T U3 U 1 1 587EE032 P 3350 6700 F 0 "U3" H 3550 7537 60 0000 C CNN F 1 "SFH6755T" H 3550 7431 60 0000 C CNN F 2 "SMD_Packages:SOIC-8-N" H 3350 6700 60 0001 C CNN F 3 "" H 3350 6700 60 0001 C CNN 1 3350 6700 1 0 0 -1 $EndComp $Comp L +5V #PWR18 U 1 1 587EF1FC P 3950 6150 F 0 "#PWR18" H 3950 6240 20 0001 C CNN F 1 "+5V" H 3950 6240 30 0000 C CNN F 2 "" H 3950 6150 60 0000 C CNN F 3 "" H 3950 6150 60 0000 C CNN 1 3950 6150 1 0 0 -1 $EndComp $Comp L AM26LV32 U4 U 1 1 587EFDD2 P 10000 6500 F 0 "U4" H 10225 7797 60 0000 C CNN F 1 "AM26LV32" H 10225 7691 60 0000 C CNN F 2 "Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm" H 10000 6500 60 0001 C CNN F 3 "" H 10000 6500 60 0001 C CNN 1 10000 6500 1 0 0 -1 $EndComp $Comp L +3.3V #PWR6 U 1 1 587F0F18 P 9650 5450 F 0 "#PWR6" H 9650 5410 30 0001 C CNN F 1 "+3.3V" H 9650 5560 30 0000 C CNN F 2 "" H 9650 5450 60 0000 C CNN F 3 "" H 9650 5450 60 0000 C CNN 1 9650 5450 1 0 0 -1 $EndComp $Comp L GND #PWR7 U 1 1 587F1397 P 9650 5550 F 0 "#PWR7" H 9650 5550 30 0001 C CNN F 1 "GND" H 9650 5480 30 0001 C CNN F 2 "" H 9650 5550 60 0000 C CNN F 3 "" H 9650 5550 60 0000 C CNN 1 9650 5550 0 1 1 0 $EndComp $Comp L CONN_01X08 P12 U 1 1 587F2E66 P 1950 7300 F 0 "P12" H 2028 7341 50 0000 L CNN F 1 "CONN_01X08" H 2028 7250 50 0000 L CNN F 2 "RJ45_SMD:RJ45_SMD" H 1950 7300 60 0001 C CNN F 3 "" H 1950 7300 60 0000 C CNN 1 1950 7300 -1 0 0 -1 $EndComp $Comp L GND #PWR2 U 1 1 587F3C77 P 2150 7150 F 0 "#PWR2" H 2150 7150 30 0001 C CNN F 1 "GND" H 2150 7080 30 0001 C CNN F 2 "" H 2150 7150 60 0000 C CNN F 3 "" H 2150 7150 60 0000 C CNN 1 2150 7150 0 -1 -1 0 $EndComp Text Label 2150 7450 0 60 ~ 0 ENC_SUPPLY $Comp L CONN_01X08 P1 U 1 1 587F4400 P 1150 7300 F 0 "P1" H 1228 7341 50 0000 L CNN F 1 "CONN_01X08" H 1228 7250 50 0000 L CNN F 2 "Pin_Headers:Pin_Header_Straight_1x08" H 1150 7300 60 0001 C CNN F 3 "" H 1150 7300 60 0000 C CNN 1 1150 7300 -1 0 0 -1 $EndComp Text Label 2550 6950 0 60 ~ 0 AP Text Label 2550 7050 0 60 ~ 0 AM Text Label 2550 7250 0 60 ~ 0 BP Text Label 2550 7350 0 60 ~ 0 BM Text Label 2550 7550 0 60 ~ 0 ZP Text Label 2550 7650 0 60 ~ 0 ZM Text Label 9400 5700 0 60 ~ 0 AP Text Label 9400 5900 0 60 ~ 0 BP Text Label 9400 6100 0 60 ~ 0 ZP $Comp L R R11 U 1 1 587F5DF3 P 8450 5450 F 0 "R11" V 8500 5250 40 0000 C CNN F 1 "0" V 8450 5450 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 8380 5450 30 0001 C CNN F 3 "" H 8450 5450 30 0000 C CNN 1 8450 5450 0 1 1 0 $EndComp $Comp L R R12 U 1 1 587F5F57 P 8450 5600 F 0 "R12" V 8500 5400 40 0000 C CNN F 1 "NM" V 8450 5600 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 8380 5600 30 0001 C CNN F 3 "" H 8450 5600 30 0000 C CNN 1 8450 5600 0 1 1 0 $EndComp $Comp L R R14 U 1 1 587F6027 P 8450 5750 F 0 "R14" V 8500 5550 40 0000 C CNN F 1 "0" V 8450 5750 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 8380 5750 30 0001 C CNN F 3 "" H 8450 5750 30 0000 C CNN 1 8450 5750 0 1 1 0 $EndComp $Comp L R R15 U 1 1 587F612D P 8450 5900 F 0 "R15" V 8500 5700 40 0000 C CNN F 1 "NM" V 8450 5900 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 8380 5900 30 0001 C CNN F 3 "" H 8450 5900 30 0000 C CNN 1 8450 5900 0 1 1 0 $EndComp $Comp L R R20 U 1 1 587F6237 P 8450 6050 F 0 "R20" V 8500 5850 40 0000 C CNN F 1 "0" V 8450 6050 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 8380 6050 30 0001 C CNN F 3 "" H 8450 6050 30 0000 C CNN 1 8450 6050 0 1 1 0 $EndComp $Comp L R R21 U 1 1 587F6DBE P 8450 6200 F 0 "R21" V 8500 6000 40 0000 C CNN F 1 "NM" V 8450 6200 40 0000 C CNN F 2 "Resistors_SMD:R_0805" V 8380 6200 30 0001 C CNN F 3 "" H 8450 6200 30 0000 C CNN 1 8450 6200 0 1 1 0 $EndComp Text Label 7800 5450 0 60 ~ 0 AM Text Label 7800 5750 0 60 ~ 0 BM Text Label 7800 6050 0 60 ~ 0 ZM Text Label 7650 6200 0 60 ~ 0 2V5REF $Comp L R R4 U 1 1 587F82B2 P 6850 5600 F 0 "R4" H 6779 5562 40 0000 R CNN F 1 "1K" H 6779 5638 40 0000 R CNN F 2 "Resistors_SMD:R_0805" V 6780 5600 30 0001 C CNN F 3 "" H 6850 5600 30 0000 C CNN 1 6850 5600 -1 0 0 1 $EndComp $Comp L R R5 U 1 1 587F847B P 6850 6100 F 0 "R5" H 6779 6062 40 0000 R CNN F 1 "1K" H 6779 6138 40 0000 R CNN F 2 "Resistors_SMD:R_0805" V 6780 6100 30 0001 C CNN F 3 "" H 6850 6100 30 0000 C CNN 1 6850 6100 -1 0 0 1 $EndComp $Comp L GND #PWR1 U 1 1 587F8567 P 6850 6350 F 0 "#PWR1" H 6850 6350 30 0001 C CNN F 1 "GND" H 6850 6280 30 0001 C CNN F 2 "" H 6850 6350 60 0000 C CNN F 3 "" H 6850 6350 60 0000 C CNN 1 6850 6350 1 0 0 -1 $EndComp Text Label 6900 5350 0 60 ~ 0 ENC_SUPPLY $Comp L +3.3V #PWR21 U 1 1 587FA190 P 10650 5450 F 0 "#PWR21" H 10650 5410 30 0001 C CNN F 1 "+3.3V" H 10650 5560 30 0000 C CNN F 2 "" H 10650 5450 60 0000 C CNN F 3 "" H 10650 5450 60 0000 C CNN 1 10650 5450 1 0 0 -1 $EndComp $Comp L GND #PWR22 U 1 1 587FA25B P 10650 5550 F 0 "#PWR22" H 10650 5550 30 0001 C CNN F 1 "GND" H 10650 5480 30 0001 C CNN F 2 "" H 10650 5550 60 0000 C CNN F 3 "" H 10650 5550 60 0000 C CNN 1 10650 5550 0 -1 -1 0 $EndComp Text Label 10650 6150 0 60 ~ 0 ENC_Z_3V3 Text Label 8550 2200 0 60 ~ 0 ENC_A_3V3 Text Label 8550 2800 0 60 ~ 0 ENC_B_3V3 Wire Wire Line 1900 2500 2300 2500 Wire Wire Line 2350 2600 1900 2600 Wire Wire Line 1900 2700 2350 2700 Wire Wire Line 1900 2800 2350 2800 Wire Wire Line 1900 2900 2350 2900 Wire Wire Line 1900 3000 2350 3000 Wire Wire Line 1900 3100 2350 3100 Wire Wire Line 1900 3200 2350 3200 Wire Wire Line 900 600 900 850 Wire Wire Line 650 800 1300 800 Wire Wire Line 1700 1100 1700 1400 Wire Wire Line 2100 800 2700 800 Wire Wire Line 2550 800 2550 700 Wire Wire Line 5050 5050 5050 5150 Wire Wire Line 5050 5150 5650 5150 Wire Wire Line 5650 5150 5650 5050 Wire Wire Line 5200 5050 5200 5300 Connection ~ 5200 5150 Wire Wire Line 5350 5050 5350 5150 Connection ~ 5350 5150 Wire Wire Line 3650 1900 3850 1900 Wire Wire Line 2950 1800 3400 1800 Wire Wire Line 2950 2400 3850 2400 Wire Wire Line 3850 2250 3400 2250 Wire Wire Line 3400 2250 3400 1800 Connection ~ 3150 1800 Connection ~ 3150 2400 Wire Wire Line 6850 2800 7350 2800 Wire Wire Line 6850 2900 7350 2900 Wire Wire Line 6850 3000 7350 3000 Wire Wire Line 3850 4450 3400 4450 Wire Wire Line 3850 4550 3400 4550 Wire Wire Line 3850 4650 3400 4650 Wire Wire Line 3850 3750 3450 3750 Wire Wire Line 3850 3850 3450 3850 Wire Wire Line 3450 3950 3850 3950 Wire Wire Line 6850 2000 7350 2000 Wire Wire Line 6850 2100 7350 2100 Wire Wire Line 3850 4150 3350 4150 Wire Wire Line 3850 4250 3350 4250 Wire Wire Line 6850 3300 7350 3300 Wire Wire Line 6850 3400 7350 3400 Wire Wire Line 6850 2600 7400 2600 Wire Wire Line 6850 2700 7400 2700 Wire Wire Line 6850 2500 7400 2500 Wire Wire Line 6850 2400 7350 2400 Wire Wire Line 1900 3900 2250 3900 Wire Wire Line 1900 3800 2250 3800 Wire Wire Line 3850 2800 3450 2800 Wire Wire Line 3450 2900 3850 2900 Wire Wire Line 3850 3000 3450 3000 Connection ~ 900 800 Wire Wire Line 1100 850 1100 800 Connection ~ 1100 800 Wire Wire Line 650 1250 2700 1250 Connection ~ 1700 1250 Connection ~ 1100 1250 Connection ~ 2150 1250 Connection ~ 2350 1250 Connection ~ 2500 1250 Wire Wire Line 2700 800 2700 850 Connection ~ 2550 800 Wire Wire Line 2500 850 2500 800 Connection ~ 2500 800 Wire Wire Line 2350 850 2350 800 Connection ~ 2350 800 Wire Wire Line 2150 850 2150 800 Connection ~ 2150 800 Wire Wire Line 3850 3350 3450 3350 Wire Wire Line 3500 1250 3500 2050 Wire Wire Line 3500 2050 3850 2050 Connection ~ 3650 2050 Wire Wire Line 3650 2600 3850 2600 Wire Wire Line 6850 3500 7350 3500 Wire Wire Line 7450 1200 7450 1250 Wire Wire Line 7250 1200 7250 1250 Wire Wire Line 7000 1200 7000 1250 Wire Wire Line 7000 800 7000 550 Wire Wire Line 7250 800 7250 550 Wire Wire Line 7450 800 7450 550 Wire Wire Line 1900 4350 2550 4350 Wire Wire Line 1900 4450 2750 4450 Wire Wire Line 1900 4550 2950 4550 Wire Wire Line 1900 4650 2950 4650 Wire Wire Line 2300 4750 1900 4750 Wire Wire Line 2550 4350 2550 4300 Wire Wire Line 2750 4450 2750 4300 Wire Wire Line 2950 4550 2950 4300 Wire Wire Line 5850 5700 5550 5700 Wire Wire Line 5550 5800 5850 5800 Wire Wire Line 5400 5900 5850 5900 Wire Wire Line 5400 6000 5850 6000 Wire Wire Line 1900 5100 2400 5100 Wire Wire Line 1900 5200 2400 5200 Wire Wire Line 1900 5300 2400 5300 Wire Wire Line 1900 5400 2400 5400 Wire Wire Line 2550 3800 2950 3800 Connection ~ 2750 3800 Wire Wire Line 4700 7350 5250 7350 Wire Wire Line 4700 7250 4900 7150 Wire Wire Line 4700 7450 4900 7550 Wire Wire Line 2650 5750 3150 5750 Wire Wire Line 4500 5500 4500 5550 Wire Wire Line 4500 5550 4550 5550 Wire Wire Line 4550 5550 4550 5600 Wire Wire Line 4150 6250 5000 6250 Wire Wire Line 2550 6300 3150 6300 Wire Wire Line 4150 6550 5000 6550 Wire Wire Line 2200 6450 3150 6450 Wire Wire Line 4850 6450 4850 6450 Wire Wire Line 2650 6050 2200 6050 Wire Wire Line 2650 5750 2650 6050 Wire Wire Line 2200 6150 2650 6150 Wire Wire Line 2550 6300 2550 6250 Wire Wire Line 2550 6250 2200 6250 Wire Wire Line 2200 6350 2650 6350 Wire Wire Line 2650 6350 2650 6600 Wire Wire Line 2450 6450 2450 6450 Wire Wire Line 2550 5950 2200 5950 Wire Wire Line 2550 5550 2550 5950 Wire Wire Line 2550 5550 2650 5550 Wire Wire Line 4350 6450 4350 6550 Connection ~ 4350 6550 Wire Wire Line 4350 6150 4350 6250 Connection ~ 4350 6250 Wire Wire Line 650 850 650 800 Connection ~ 900 1250 Wire Wire Line 5450 7550 5450 7650 Wire Wire Line 5250 7350 5250 7150 Wire Wire Line 5250 7150 5450 7150 Wire Wire Line 8800 3450 8350 3450 Wire Wire Line 8350 3550 8800 3550 Wire Wire Line 8800 3650 8350 3650 Wire Wire Line 10200 3450 10750 3450 Wire Wire Line 10200 3550 10750 3550 Wire Wire Line 10200 3650 10750 3650 Wire Wire Line 10200 3750 10750 3750 Wire Wire Line 10200 3850 10750 3850 Wire Wire Line 10200 4350 10900 4350 Wire Wire Line 10200 4450 10350 4450 Wire Wire Line 10350 4450 10350 4350 Connection ~ 10350 4350 Wire Wire Line 10200 4650 10550 4650 Wire Wire Line 10200 4550 10250 4550 Wire Wire Line 10250 4550 10250 5100 Wire Wire Line 10200 4850 10250 4850 Connection ~ 10250 4850 Wire Wire Line 10200 4750 10250 4750 Connection ~ 10250 4750 Wire Wire Line 10800 4650 10800 4350 Connection ~ 10800 4350 Wire Wire Line 10250 5050 10800 5050 Connection ~ 10250 5050 Connection ~ 10450 5050 Wire Wire Line 8800 4450 8800 4750 Wire Wire Line 850 4600 1400 4600 Wire Wire Line 850 4500 1050 4400 Wire Wire Line 850 4700 1050 4800 Connection ~ 10450 4650 Wire Wire Line 6850 3100 7350 3100 Wire Wire Line 6850 3200 7350 3200 Wire Wire Line 9050 950 8550 950 Wire Wire Line 9050 1550 8550 1550 Wire Wire Line 3850 5750 4000 5750 Wire Wire Line 4000 5750 4000 5800 Wire Wire Line 4000 5800 4050 5800 Wire Wire Line 3850 5550 4050 5550 Wire Wire Line 4050 5550 4050 5600 Wire Wire Line 3950 5550 3950 5700 Wire Wire Line 3950 5700 4450 5700 Connection ~ 3950 5550 Wire Wire Line 6850 2200 7650 2200 Wire Wire Line 7550 2300 6850 2300 Wire Wire Line 7550 2100 7550 2300 Wire Wire Line 3150 6150 3150 6150 Wire Wire Line 3150 6600 3150 6600 Wire Wire Line 3950 6300 4150 6300 Wire Wire Line 4150 6300 4150 6250 Wire Wire Line 3950 6450 4150 6450 Wire Wire Line 4150 6450 4150 6550 Wire Wire Line 9650 5450 9800 5450 Wire Wire Line 9800 5550 9650 5550 Wire Wire Line 1350 6950 2800 6950 Wire Wire Line 1350 7050 2800 7050 Wire Wire Line 1350 7250 2800 7250 Wire Wire Line 1350 7350 2800 7350 Wire Wire Line 1350 7550 2800 7550 Wire Wire Line 9300 6100 9800 6100 Wire Wire Line 1350 7650 2800 7650 Wire Wire Line 8700 6200 9800 6200 Wire Wire Line 1350 7450 2800 7450 Connection ~ 2150 6950 Connection ~ 2150 7050 Wire Wire Line 2150 7150 1350 7150 Connection ~ 2150 7250 Connection ~ 2150 7350 Connection ~ 2150 7450 Connection ~ 2150 7550 Connection ~ 2150 7650 Wire Wire Line 9800 5700 9300 5700 Wire Wire Line 9000 6000 9800 6000 Wire Wire Line 9800 5900 9300 5900 Wire Wire Line 8200 5600 8050 5600 Wire Wire Line 7550 6050 8200 6050 Wire Wire Line 8200 5450 7550 5450 Wire Wire Line 8200 5750 7550 5750 Wire Wire Line 7200 6200 8200 6200 Wire Wire Line 8050 5600 8050 6200 Connection ~ 8050 6200 Connection ~ 8050 5900 Wire Wire Line 8050 5900 8200 5900 Wire Wire Line 8700 6050 8700 6200 Wire Wire Line 8700 5750 8700 5900 Wire Wire Line 8700 5450 8700 5600 Wire Wire Line 9800 5800 9100 5800 Wire Wire Line 6850 5350 7350 5350 Wire Wire Line 7200 6200 7200 5850 Wire Wire Line 7200 5850 6850 5850 Wire Wire Line 10650 5750 10950 5750 Wire Wire Line 10650 5950 10950 5950 Wire Wire Line 10650 6150 10950 6150 Wire Wire Line 9000 2200 8550 2200 Wire Wire Line 9050 2800 8550 2800 Wire Wire Line 3850 4050 3450 4050 Text Label 3450 4050 0 60 ~ 0 ENC_Z_3V3 Wire Wire Line 7550 2100 7650 2100 $Comp L CONN_01X05 P10 U 1 1 58809048 P 10450 1900 F 0 "P10" H 10528 1941 50 0000 L CNN F 1 "CONN_01X05" H 10528 1850 50 0000 L CNN F 2 "Pin_Headers:Pin_Header_Straight_1x05" H 10450 1900 60 0001 C CNN F 3 "" H 10450 1900 60 0000 C CNN 1 10450 1900 1 0 0 -1 $EndComp $Comp L GND #PWR62 U 1 1 58809340 P 10250 2100 F 0 "#PWR62" H 10250 2100 30 0001 C CNN F 1 "GND" H 10250 2030 30 0001 C CNN F 2 "" H 10250 2100 60 0000 C CNN F 3 "" H 10250 2100 60 0000 C CNN 1 10250 2100 0 1 1 0 $EndComp Wire Wire Line 9950 950 10250 950 Wire Wire Line 10250 950 10250 1700 Wire Wire Line 9950 1550 9950 1800 Wire Wire Line 9950 1800 10250 1800 Wire Wire Line 9900 2200 9950 2200 Wire Wire Line 9950 2200 9950 1900 Wire Wire Line 9950 1900 10250 1900 Wire Wire Line 9950 2800 10050 2800 Wire Wire Line 10050 2800 10050 2000 Wire Wire Line 10050 2000 10250 2000 $Comp L +3.3V #PWR35 U 1 1 587E7DE6 P 3550 700 F 0 "#PWR35" H 3550 660 30 0001 C CNN F 1 "+3.3V" H 3550 810 30 0000 C CNN F 2 "" H 3550 700 60 0000 C CNN F 3 "" H 3550 700 60 0000 C CNN 1 3550 700 1 0 0 -1 $EndComp $Comp L VCC #PWR58 U 1 1 587EC02E P 10600 4300 F 0 "#PWR58" H 10600 4400 30 0001 C CNN F 1 "VCC" H 10603 4428 30 0000 C CNN F 2 "" H 10600 4300 60 0001 C CNN F 3 "" H 10600 4300 60 0001 C CNN 1 10600 4300 1 0 0 -1 $EndComp Wire Wire Line 10600 4300 10600 4350 Connection ~ 10600 4350 $Comp L C C14 U 1 1 587ED345 P 3800 900 F 0 "C14" H 3800 1000 40 0000 L CNN F 1 "100n" H 3806 815 40 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 3838 750 30 0001 C CNN F 3 "" H 3800 900 60 0000 C CNN 1 3800 900 1 0 0 -1 $EndComp $Comp L +3.3V #PWR38 U 1 1 587ED461 P 3800 700 F 0 "#PWR38" H 3800 660 30 0001 C CNN F 1 "+3.3V" H 3800 810 30 0000 C CNN F 2 "" H 3800 700 60 0000 C CNN F 3 "" H 3800 700 60 0000 C CNN 1 3800 700 1 0 0 -1 $EndComp $Comp L GND #PWR39 U 1 1 587ED686 P 3800 1100 F 0 "#PWR39" H 3800 1100 30 0001 C CNN F 1 "GND" H 3800 1030 30 0001 C CNN F 2 "" H 3800 1100 60 0000 C CNN F 3 "" H 3800 1100 60 0000 C CNN 1 3800 1100 1 0 0 -1 $EndComp $Comp L CONN_01X02 P13 U 1 1 587EF2E2 P 4400 1350 F 0 "P13" H 4478 1391 50 0000 L CNN F 1 "CONN_01X02" H 4478 1300 50 0000 L CNN F 2 "Pin_Headers:Pin_Header_Straight_1x02" H 4478 1254 60 0001 L CNN F 3 "" H 4400 1350 60 0000 C CNN 1 4400 1350 1 0 0 -1 $EndComp Wire Wire Line 3850 1900 3850 1300 Wire Wire Line 3850 1300 4200 1300 $Comp L GND #PWR37 U 1 1 587EF509 P 4200 1400 F 0 "#PWR37" H 4200 1400 30 0001 C CNN F 1 "GND" H 4200 1330 30 0001 C CNN F 2 "" H 4200 1400 60 0000 C CNN F 3 "" H 4200 1400 60 0000 C CNN 1 4200 1400 1 0 0 -1 $EndComp $Comp L GND #PWR? U 1 1 587FCE21 P 9450 2500 F 0 "#PWR?" H 9450 2500 30 0001 C CNN F 1 "GND" H 9450 2430 30 0001 C CNN F 2 "" H 9450 2500 60 0000 C CNN F 3 "" H 9450 2500 60 0000 C CNN 1 9450 2500 1 0 0 -1 $EndComp $Comp L GND #PWR? U 1 1 587FCF30 P 9500 3100 F 0 "#PWR?" H 9500 3100 30 0001 C CNN F 1 "GND" H 9500 3030 30 0001 C CNN F 2 "" H 9500 3100 60 0000 C CNN F 3 "" H 9500 3100 60 0000 C CNN 1 9500 3100 1 0 0 -1 $EndComp Wire Wire Line 3650 1850 3650 1900 Wire Wire Line 8700 5600 9100 5600 Wire Wire Line 9100 5600 9100 5800 Wire Wire Line 8700 5900 9000 5900 Wire Wire Line 9000 5900 9000 6000 Connection ~ 8700 6200 Text Notes 750 6850 0 60 ~ 0 Ethernet connector and 8pin header for encoder $EndSCHEMATC ================================================ FILE: hardware/bldc_drive_v2/Alu_casing.kicad_pcb ================================================ (kicad_pcb (version 4) (host pcbnew "(2015-08-01 BZR 6032)-product") (general (links 105) (no_connects 0) (area 142.411474 43.7745 249.590046 137.07626) (thickness 1.6) (drawings 6) (tracks 441) (zones 0) (modules 64) (nets 39) ) (page A4) (layers (0 F.Cu signal) (31 B.Cu signal) (32 B.Adhes user) (33 F.Adhes user) (34 B.Paste user) (35 F.Paste user) (36 B.SilkS user) (37 F.SilkS user) (38 B.Mask user) (39 F.Mask user) (40 Dwgs.User user) (41 Cmts.User user) (42 Eco1.User user) (43 Eco2.User user) (44 Edge.Cuts user) (45 Margin user) (46 B.CrtYd user) (47 F.CrtYd user) (48 B.Fab user) (49 F.Fab user) ) (setup (last_trace_width 0.25) (user_trace_width 0.5) (user_trace_width 1) (user_trace_width 1.5) (user_trace_width 2) (user_trace_width 2.5) (user_trace_width 3) (user_trace_width 3.5) (user_trace_width 4) (user_trace_width 4.5) (trace_clearance 0.3) (zone_clearance 1) (zone_45_only no) (trace_min 0.2) (segment_width 0.2) (edge_width 0.15) (via_size 0.8) (via_drill 0.4) (via_min_size 0.4) (via_min_drill 0.3) (user_via 1.8 0.8) (uvia_size 0.3) (uvia_drill 0.1) (uvias_allowed no) (uvia_min_size 0.2) (uvia_min_drill 0.1) (pcb_text_width 0.3) (pcb_text_size 1.5 1.5) (mod_edge_width 0.15) (mod_text_size 1 1) (mod_text_width 0.15) (pad_size 1.9812 3.9624) (pad_drill 1.3208) (pad_to_mask_clearance 0.2) (aux_axis_origin 146 135) (grid_origin 146 135) (visible_elements FFFEFF7F) (pcbplotparams (layerselection 0x010f8_80000001) (usegerberextensions true) (excludeedgelayer true) (linewidth 0.100000) (plotframeref false) (viasonmask false) (mode 1) (useauxorigin true) (hpglpennumber 1) (hpglpenspeed 20) (hpglpendiameter 15) (hpglpenoverlay 2) (psnegative false) (psa4output false) (plotreference true) (plotvalue false) (plotinvisibletext false) (padsonsilk false) (subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 0) (scaleselection 1) (outputdirectory output/)) ) (net 0 "") (net 1 GND) (net 2 +48V) (net 3 +12V) (net 4 /MOTOR_C) (net 5 /MOTOR_A) (net 6 "Net-(C14-Pad1)") (net 7 /MOTOR_B) (net 8 "Net-(C15-Pad1)") (net 9 /L_C) (net 10 /H_C) (net 11 /L_B) (net 12 /H_B) (net 13 /L_A) (net 14 /H_A) (net 15 GNDPWR) (net 16 +5V) (net 17 "Net-(C16-Pad1)") (net 18 "Net-(Q1-Pad1)") (net 19 "Net-(Q2-Pad1)") (net 20 "Net-(Q3-Pad1)") (net 21 "Net-(Q4-Pad1)") (net 22 "Net-(Q5-Pad1)") (net 23 "Net-(Q6-Pad1)") (net 24 "Net-(R2-Pad1)") (net 25 "Net-(R3-Pad2)") (net 26 "Net-(R4-Pad1)") (net 27 "Net-(R5-Pad2)") (net 28 "Net-(R6-Pad1)") (net 29 "Net-(R7-Pad2)") (net 30 "Net-(C9-Pad1)") (net 31 /MEAS_BUS) (net 32 "Net-(P2-Pad1)") (net 33 "Net-(P2-Pad2)") (net 34 "Net-(P2-Pad3)") (net 35 "Net-(P2-Pad4)") (net 36 "Net-(P2-Pad5)") (net 37 "Net-(P2-Pad6)") (net 38 "Net-(F1-Pad1)") (net_class Default "This is the default net class." (clearance 0.3) (trace_width 0.25) (via_dia 0.8) (via_drill 0.4) (uvia_dia 0.3) (uvia_drill 0.1) (add_net +12V) (add_net +48V) (add_net +5V) (add_net /H_A) (add_net /H_B) (add_net /H_C) (add_net /L_A) (add_net /L_B) (add_net /L_C) (add_net /MEAS_BUS) (add_net /MOTOR_A) (add_net /MOTOR_B) (add_net /MOTOR_C) (add_net GND) (add_net GNDPWR) (add_net "Net-(C14-Pad1)") (add_net "Net-(C15-Pad1)") (add_net "Net-(C16-Pad1)") (add_net "Net-(C9-Pad1)") (add_net "Net-(F1-Pad1)") (add_net "Net-(P2-Pad1)") (add_net "Net-(P2-Pad2)") (add_net "Net-(P2-Pad3)") (add_net "Net-(P2-Pad4)") (add_net "Net-(P2-Pad5)") (add_net "Net-(P2-Pad6)") (add_net "Net-(Q1-Pad1)") (add_net "Net-(Q2-Pad1)") (add_net "Net-(Q3-Pad1)") (add_net "Net-(Q4-Pad1)") (add_net "Net-(Q5-Pad1)") (add_net "Net-(Q6-Pad1)") (add_net "Net-(R2-Pad1)") (add_net "Net-(R3-Pad2)") (add_net "Net-(R4-Pad1)") (add_net "Net-(R5-Pad2)") (add_net "Net-(R6-Pad1)") (add_net "Net-(R7-Pad2)") ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247640) (tstamp 573F9F87) (at 241 131) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247640) (tstamp 573F9F81) (at 149 131) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247640) (tstamp 573F9F7C) (at 241 123) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247640) (tstamp 573F9F76) (at 149 123) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 0) (tstamp 573F9F70) (at 241 49) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 0) (tstamp 573F9F68) (at 149 49) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 5724765F) (tstamp 572B9673) (at 241 64) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247659) (tstamp 572B966E) (at 241 93) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 5724764F) (tstamp 572B9669) (at 214 108) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247647) (tstamp 572B9664) (at 164 108) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247640) (tstamp 572B965F) (at 149 93) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5 (layer F.Cu) (tedit 5628B1ED) (tstamp 561426FE) (at 158.35 81.23) (descr "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm") (tags "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 12,5mm") (path /55BDC1FD) (zone_connect 2) (fp_text reference C1 (at 0.985 -3.085) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 7.62) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.SilkS) (width 0.15)) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 8.89 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad 1 thru_hole circle (at 0 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_25x12.5mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5 (layer F.Cu) (tedit 5628B1F0) (tstamp 56142704) (at 181.21 81.23) (descr "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm") (tags "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 12,5mm") (path /55BDB66D) (zone_connect 2) (fp_text reference C2 (at 0.858 -2.958) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 7.62) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.SilkS) (width 0.15)) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 8.89 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad 1 thru_hole circle (at 0 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_25x12.5mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5 (layer F.Cu) (tedit 5628B1F4) (tstamp 5614270A) (at 204.07 81.23) (descr "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm") (tags "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 12,5mm") (path /55BDB5D6) (zone_connect 2) (fp_text reference C3 (at 0.731 -2.958) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 7.62) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.SilkS) (width 0.15)) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 8.89 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad 1 thru_hole circle (at 0 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_25x12.5mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Elko_ThroughHole:Elko_vert_20x10mm_RM5 (layer F.Cu) (tedit 5628B21F) (tstamp 56142710) (at 221 95) (descr "Electrolytic Capacitor, vertical, diameter 10mm, RM 5mm, radial,") (tags "Electrolytic Capacitor, vertical, diameter 10mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 10mm, radial,") (path /5614D429) (fp_text reference C4 (at 1.581 -2.631) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 6.35) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 0 -3.048) (end 0 -2.032) (layer F.SilkS) (width 0.15)) (fp_line (start -0.508 -2.54) (end 0.508 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -0.508 -2.54) (end 0.508 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start 0 -3.048) (end 0 -2.032) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 7.62 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 1.50114 1.50114) (drill 0.8001) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 1 thru_hole circle (at 0 0) (size 1.50114 1.50114) (drill 0.8001) (layers *.Cu *.Mask F.SilkS) (net 3 +12V)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_20x10mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B1DF) (tstamp 56142716) (at 190.735 102.82) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /55BDB710) (attr smd) (fp_text reference C5 (at 2.255 1.868) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 5614271C) (at 194.514 104.942 90) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /55BDB89E) (attr smd) (fp_text reference C6 (at 0 -2.3 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B223) (tstamp 56142722) (at 221.977 106.884 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /55BDB957) (attr smd) (fp_text reference C7 (at 1.36 1.936 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B218) (tstamp 5614272E) (at 231.502 94.057) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5614798C) (attr smd) (fp_text reference C9 (at 1.874 1.995) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 30 "Net-(C9-Pad1)")) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 56142746) (at 238.36 87.58) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /561486DC) (attr smd) (fp_text reference C13 (at 0 -2.3) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering (layer F.Cu) (tedit 5628B250) (tstamp 5614274C) (at 212.96 90.12) (descr "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (tags "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (path /55F0A5F6) (attr smd) (fp_text reference C14 (at -0.20066 -3.29946) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 22u (at -0.09906 3.59918) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.40334 -2.19964) (end -6.40334 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start -4.50088 2.19964) (end 4.50088 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start 4.50088 -2.19964) (end -4.50088 -2.19964) (layer F.SilkS) (width 0.15)) (fp_text user + (at -7.27 0.09) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.858 -3.20294) (end -6.858 -2.10312) (layer F.SilkS) (width 0.15)) (fp_line (start -7.45744 -2.70256) (end -6.25856 -2.70256) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 4 /MOTOR_C)) (pad 1 smd rect (at -3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(C14-Pad1)")) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeD_EIA-7343_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering (layer F.Cu) (tedit 5628B261) (tstamp 56142752) (at 167.24 90.755) (descr "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (tags "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (path /55BD6D33) (attr smd) (fp_text reference C15 (at -0.20066 -3.29946) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 22u (at -0.09906 3.59918) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.40334 -2.19964) (end -6.40334 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start -4.50088 2.19964) (end 4.50088 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start 4.50088 -2.19964) (end -4.50088 -2.19964) (layer F.SilkS) (width 0.15)) (fp_text user + (at -7.27 -0.291) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.858 -3.20294) (end -6.858 -2.10312) (layer F.SilkS) (width 0.15)) (fp_line (start -7.45744 -2.70256) (end -6.25856 -2.70256) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 5 /MOTOR_A)) (pad 1 smd rect (at -3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(C15-Pad1)")) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeD_EIA-7343_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering (layer F.Cu) (tedit 5628B25C) (tstamp 56142758) (at 190.1 90.755) (descr "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (tags "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (path /55F08867) (attr smd) (fp_text reference C16 (at -0.20066 -3.29946) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 22u (at -0.09906 3.59918) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.40334 -2.19964) (end -6.40334 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start -4.50088 2.19964) (end 4.50088 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start 4.50088 -2.19964) (end -4.50088 -2.19964) (layer F.SilkS) (width 0.15)) (fp_text user + (at -7.397 -0.037) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.858 -3.20294) (end -6.858 -2.10312) (layer F.SilkS) (width 0.15)) (fp_line (start -7.45744 -2.70256) (end -6.25856 -2.70256) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 7 /MOTOR_B)) (pad 1 smd rect (at -3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 17 "Net-(C16-Pad1)")) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeD_EIA-7343_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Diodes_SMD:SMA_Handsoldering (layer F.Cu) (tedit 5628B22B) (tstamp 5614275E) (at 209.15 97.105 270) (descr "Diode SMA Handsoldering") (tags "Diode SMA Handsoldering") (path /55F0A5F0) (attr smd) (fp_text reference D1 (at -0.164 2.825 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value UF4007 (at 0.05 4.4 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.5 -2) (end 4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 -2) (end 4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 2) (end -4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.5 2) (end -4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.25 0) (end 0.3 -0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 -0.45) (end 0.3 0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 0.45) (end -0.25 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.25 -0.55) (end -0.25 0.55) (layer F.SilkS) (width 0.15)) (fp_text user K (at -3.25 2.9 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user A (at 3.05 2.85 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.79914 1.75006) (end -1.79914 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -1.79914 -1.75006) (end -1.79914 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 1.75006) (end 2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end -2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end -2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 -1.75006) (end 2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end 2.25044 1.75006) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end 2.25044 -1.75006) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(C14-Pad1)")) (pad 2 smd rect (at 2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (model Diodes_SMD.3dshapes/SMA_Handsoldering.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 180)) ) ) (module Diodes_SMD:SMA_Handsoldering (layer F.Cu) (tedit 5628B298) (tstamp 56142764) (at 162.795 97.74 270) (descr "Diode SMA Handsoldering") (tags "Diode SMA Handsoldering") (path /55BD6C0C) (attr smd) (fp_text reference D2 (at -0.799 2.698 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value UF4007 (at 0.05 4.4 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.5 -2) (end 4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 -2) (end 4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 2) (end -4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.5 2) (end -4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.25 0) (end 0.3 -0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 -0.45) (end 0.3 0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 0.45) (end -0.25 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.25 -0.55) (end -0.25 0.55) (layer F.SilkS) (width 0.15)) (fp_text user K (at -3.25 2.9 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user A (at 3.05 2.85 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.79914 1.75006) (end -1.79914 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -1.79914 -1.75006) (end -1.79914 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 1.75006) (end 2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end -2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end -2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 -1.75006) (end 2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end 2.25044 1.75006) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end 2.25044 -1.75006) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(C15-Pad1)")) (pad 2 smd rect (at 2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (model Diodes_SMD.3dshapes/SMA_Handsoldering.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 180)) ) ) (module Diodes_SMD:SMA_Handsoldering (layer F.Cu) (tedit 5628B1D3) (tstamp 5614276A) (at 185.655 97.74 270) (descr "Diode SMA Handsoldering") (tags "Diode SMA Handsoldering") (path /55F08861) (attr smd) (fp_text reference D3 (at -0.037 2.571 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value UF4007 (at 0.05 4.4 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.5 -2) (end 4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 -2) (end 4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 2) (end -4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.5 2) (end -4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.25 0) (end 0.3 -0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 -0.45) (end 0.3 0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 0.45) (end -0.25 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.25 -0.55) (end -0.25 0.55) (layer F.SilkS) (width 0.15)) (fp_text user K (at -3.25 2.9 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user A (at 3.05 2.85 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.79914 1.75006) (end -1.79914 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -1.79914 -1.75006) (end -1.79914 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 1.75006) (end 2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end -2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end -2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 -1.75006) (end 2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end 2.25044 1.75006) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end 2.25044 -1.75006) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 17 "Net-(C16-Pad1)")) (pad 2 smd rect (at 2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (model Diodes_SMD.3dshapes/SMA_Handsoldering.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 180)) ) ) (module Pin_Headers:Pin_Header_Angled_1x04 (layer F.Cu) (tedit 5628B238) (tstamp 56142772) (at 204.42 109.26 270) (descr "Through hole pin header") (tags "pin header") (path /5614B1B5) (fp_text reference P1 (at 0 -5.1 360) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.5 -1.75) (end -1.5 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start 10.65 -1.75) (end 10.65 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.5 -1.75) (end 10.65 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.5 9.4) (end 10.65 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -1.55) (end -1.3 0) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -1.55) (end -1.3 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start 4.191 -0.127) (end 10.033 -0.127) (layer F.SilkS) (width 0.15)) (fp_line (start 10.033 -0.127) (end 10.033 0.127) (layer F.SilkS) (width 0.15)) (fp_line (start 10.033 0.127) (end 4.191 0.127) (layer F.SilkS) (width 0.15)) (fp_line (start 4.191 0.127) (end 4.191 0) (layer F.SilkS) (width 0.15)) (fp_line (start 4.191 0) (end 10.033 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 -0.254) (end 1.143 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 0.254) (end 1.143 0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 2.286) (end 1.143 2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 2.794) (end 1.143 2.794) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 4.826) (end 1.143 4.826) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 5.334) (end 1.143 5.334) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 7.874) (end 1.143 7.874) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 7.366) (end 1.143 7.366) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 4.064 -1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 4.064 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 1.524 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 3.81) (end 4.064 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 2.286) (end 10.16 2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 2.286) (end 10.16 2.794) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 2.794) (end 4.064 2.794) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 3.81) (end 4.064 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 1.27) (end 4.064 -1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 0.254) (end 4.064 0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 -0.254) (end 10.16 0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 -0.254) (end 10.16 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 4.064 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 1.524 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 6.35) (end 4.064 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 6.35) (end 1.524 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 8.89) (end 4.064 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 7.366) (end 10.16 7.366) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 7.366) (end 10.16 7.874) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 7.874) (end 4.064 7.874) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 8.89) (end 4.064 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 6.35) (end 4.064 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 5.334) (end 4.064 5.334) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 4.826) (end 10.16 5.334) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 4.826) (end 10.16 4.826) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 6.35) (end 4.064 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 3.81) (end 1.524 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 3.81) (end 4.064 3.81) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 31 /MEAS_BUS)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (model Pin_Headers.3dshapes/Pin_Header_Angled_1x04.wrl (at (xyz 0 -0.15 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Angled_1x08 (layer B.Cu) (tedit 5628B31E) (tstamp 5614277E) (at 173.94 109.26 270) (descr "Through hole pin header") (tags "pin header") (path /55BD9ADF) (fp_text reference P2 (at 0 5.1 270) (layer B.SilkS) hide (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_text value CONN_01X08 (at 7.837 3.46 270) (layer B.Fab) hide (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_line (start -1.5 1.75) (end -1.5 -19.55) (layer B.CrtYd) (width 0.05)) (fp_line (start 10.65 1.75) (end 10.65 -19.55) (layer B.CrtYd) (width 0.05)) (fp_line (start -1.5 1.75) (end 10.65 1.75) (layer B.CrtYd) (width 0.05)) (fp_line (start -1.5 -19.55) (end 10.65 -19.55) (layer B.CrtYd) (width 0.05)) (fp_line (start -1.3 1.55) (end -1.3 0) (layer B.SilkS) (width 0.15)) (fp_line (start 0 1.55) (end -1.3 1.55) (layer B.SilkS) (width 0.15)) (fp_line (start 4.191 0.127) (end 10.033 0.127) (layer B.SilkS) (width 0.15)) (fp_line (start 10.033 0.127) (end 10.033 -0.127) (layer B.SilkS) (width 0.15)) (fp_line (start 10.033 -0.127) (end 4.191 -0.127) (layer B.SilkS) (width 0.15)) (fp_line (start 4.191 -0.127) (end 4.191 0) (layer B.SilkS) (width 0.15)) (fp_line (start 4.191 0) (end 10.033 0) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -17.526) (end 1.143 -17.526) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -18.034) (end 1.143 -18.034) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 0.254) (end 1.143 0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -0.254) (end 1.143 -0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -2.286) (end 1.143 -2.286) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -2.794) (end 1.143 -2.794) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -4.826) (end 1.143 -4.826) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -5.334) (end 1.143 -5.334) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -15.494) (end 1.143 -15.494) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -14.986) (end 1.143 -14.986) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -12.954) (end 1.143 -12.954) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -12.446) (end 1.143 -12.446) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -10.414) (end 1.143 -10.414) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -9.906) (end 1.143 -9.906) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -7.874) (end 1.143 -7.874) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -7.366) (end 1.143 -7.366) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -13.97) (end 4.064 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -13.97) (end 1.524 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -16.51) (end 4.064 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -14.986) (end 10.16 -14.986) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -14.986) (end 10.16 -15.494) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -15.494) (end 4.064 -15.494) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -16.51) (end 4.064 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -19.05) (end 4.064 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -18.034) (end 4.064 -18.034) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -17.526) (end 10.16 -18.034) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -17.526) (end 10.16 -17.526) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -16.51) (end 1.524 -19.05) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -16.51) (end 4.064 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -19.05) (end 4.064 -19.05) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 4.064 1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 4.064 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 1.524 -3.81) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -3.81) (end 4.064 -3.81) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -2.286) (end 10.16 -2.286) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -2.286) (end 10.16 -2.794) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -2.794) (end 4.064 -2.794) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -3.81) (end 4.064 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -1.27) (end 4.064 1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -0.254) (end 4.064 -0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 0.254) (end 10.16 -0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 0.254) (end 10.16 0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 4.064 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 1.524 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -8.89) (end 4.064 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -8.89) (end 1.524 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -11.43) (end 4.064 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -9.906) (end 10.16 -9.906) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -9.906) (end 10.16 -10.414) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -10.414) (end 4.064 -10.414) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -11.43) (end 4.064 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -13.97) (end 4.064 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -12.954) (end 4.064 -12.954) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -12.446) (end 10.16 -12.954) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -12.446) (end 10.16 -12.446) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -13.97) (end 4.064 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -11.43) (end 1.524 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -11.43) (end 4.064 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -6.35) (end 4.064 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -6.35) (end 1.524 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -8.89) (end 4.064 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -7.366) (end 10.16 -7.366) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -7.366) (end 10.16 -7.874) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -7.874) (end 4.064 -7.874) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -8.89) (end 4.064 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -6.35) (end 4.064 -3.81) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -5.334) (end 4.064 -5.334) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -4.826) (end 10.16 -5.334) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -4.826) (end 10.16 -4.826) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -6.35) (end 4.064 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -3.81) (end 1.524 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -3.81) (end 4.064 -3.81) (layer B.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 32 "Net-(P2-Pad1)")) (pad 2 thru_hole oval (at 0 -2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 33 "Net-(P2-Pad2)")) (pad 3 thru_hole oval (at 0 -5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 34 "Net-(P2-Pad3)")) (pad 4 thru_hole oval (at 0 -7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 35 "Net-(P2-Pad4)")) (pad 5 thru_hole oval (at 0 -10.16 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 36 "Net-(P2-Pad5)")) (pad 6 thru_hole oval (at 0 -12.7 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 37 "Net-(P2-Pad6)")) (pad 7 thru_hole oval (at 0 -15.24 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 16 +5V)) (pad 8 thru_hole oval (at 0 -17.78 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 1 GND)) (model Pin_Headers.3dshapes/Pin_Header_Angled_1x08.wrl (at (xyz 0 -0.35 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Resistors_SMD:R_2512_HandSoldering (layer B.Cu) (tedit 5418A1CA) (tstamp 561427C7) (at 222.485 78.055 90) (descr "Resistor SMD 2512, hand soldering") (tags "resistor 2512") (path /55F5A7DA) (zone_connect 2) (attr smd) (fp_text reference R1 (at 0 3.1 90) (layer B.SilkS) (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_text value 10m (at 0 -3.1 90) (layer B.Fab) (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_line (start -5.6 1.95) (end 5.6 1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start -5.6 -1.95) (end 5.6 -1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start -5.6 1.95) (end -5.6 -1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start 5.6 1.95) (end 5.6 -1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start 2.6 -1.825) (end -2.6 -1.825) (layer B.SilkS) (width 0.15)) (fp_line (start -2.6 1.825) (end 2.6 1.825) (layer B.SilkS) (width 0.15)) (pad 1 smd rect (at -3.95 0 90) (size 2.7 3.2) (layers B.Cu B.Paste B.Mask) (net 15 GNDPWR) (zone_connect 2)) (pad 2 smd rect (at 3.95 0 90) (size 2.7 3.2) (layers B.Cu B.Paste B.Mask) (net 1 GND) (zone_connect 2)) (model Resistors_SMD.3dshapes/R_2512_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427CD) (at 153.27 74.88 90) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD6591) (attr smd) (fp_text reference R2 (at 0 -2.3 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 24 "Net-(R2-Pad1)")) (pad 2 smd rect (at 2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 18 "Net-(Q1-Pad1)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427D3) (at 169.145 81.23 270) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD64CB) (attr smd) (fp_text reference R3 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 19 "Net-(Q2-Pad1)")) (pad 2 smd rect (at 2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 25 "Net-(R3-Pad2)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427D9) (at 176.13 74.88 90) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD7C3D) (attr smd) (fp_text reference R4 (at 0 -2.3 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 26 "Net-(R4-Pad1)")) (pad 2 smd rect (at 2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 20 "Net-(Q3-Pad1)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427DF) (at 192.005 81.23 270) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD7C2B) (attr smd) (fp_text reference R5 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 21 "Net-(Q4-Pad1)")) (pad 2 smd rect (at 2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 27 "Net-(R5-Pad2)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5628B1F8) (tstamp 561427E5) (at 198.99 74.88 90) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD8256) (attr smd) (fp_text reference R6 (at 2.196 -2.317 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 28 "Net-(R6-Pad1)")) (pad 2 smd rect (at 2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 22 "Net-(Q5-Pad1)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427EB) (at 214.865 81.23 270) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD8244) (attr smd) (fp_text reference R7 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 23 "Net-(Q6-Pad1)")) (pad 2 smd rect (at 2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 29 "Net-(R7-Pad2)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Transistors_SMD:sot404 (layer F.Cu) (tedit 5628B225) (tstamp 561427FE) (at 231 104 270) (descr SOT404) (path /5614A734) (attr smd) (fp_text reference U1 (at -0.074 3.339 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 7805_NUMB (at -0.20066 1.09982 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -5.0038 -6.9723) (end -5.0038 -9.3345) (layer F.SilkS) (width 0.15)) (fp_line (start -5.0038 -9.3345) (end 5.0038 -9.3345) (layer F.SilkS) (width 0.15)) (fp_line (start 5.0038 -9.3345) (end 5.0038 -6.9723) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9972 7.0104) (end 2.9972 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9939 7.0104) (end 2.9972 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9939 2.6797) (end 1.9939 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start -2.9972 2.6797) (end -2.9972 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start -2.9972 7.0104) (end -1.9939 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start -1.9939 7.0104) (end -1.9939 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start -5.3467 -6.9723) (end 5.3467 -6.9723) (layer F.SilkS) (width 0.15)) (fp_line (start 5.3467 -6.9723) (end 5.3467 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start 5.3467 2.6797) (end -5.3467 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start -5.3467 2.6797) (end -5.3467 -6.9723) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 5.5499 270) (size 1.99898 3.79984) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 3 smd rect (at 2.49936 5.5499 270) (size 1.99898 3.79984) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 0 -5.5499 270) (size 11.50112 8.99922) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Transistors_SMD.3dshapes/sot404.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B21D) (tstamp 5614280A) (at 232.01 90.12) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /5614796B) (attr smd) (fp_text reference U2 (at -4.476 -1.815 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value INA27x (at 0 3.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 2 smd rect (at -2.7 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 3 smd rect (at -2.7 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 30 "Net-(C9-Pad1)")) (pad 4 smd rect (at -2.7 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 30 "Net-(C9-Pad1)")) (pad 5 smd rect (at 2.7 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 31 /MEAS_BUS)) (pad 6 smd rect (at 2.7 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 7 smd rect (at 2.7 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask)) (pad 8 smd rect (at 2.7 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B22E) (tstamp 5614282E) (at 214.23 96.47 90) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /55F0A602) (attr smd) (fp_text reference U5 (at -3.265 3.525 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value IR2101 (at 0 3.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at -2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 10 /H_C)) (pad 3 smd rect (at -2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 9 /L_C)) (pad 4 smd rect (at -2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 5 smd rect (at 2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 29 "Net-(R7-Pad2)")) (pad 6 smd rect (at 2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 4 /MOTOR_C)) (pad 7 smd rect (at 2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 28 "Net-(R6-Pad1)")) (pad 8 smd rect (at 2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(C14-Pad1)")) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B26E) (tstamp 5614283A) (at 167.875 97.105 90) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /55F052F6) (attr smd) (fp_text reference U6 (at -0.344 3.652 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value IR2101 (at 0 3.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at -2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 14 /H_A)) (pad 3 smd rect (at -2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 13 /L_A)) (pad 4 smd rect (at -2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 5 smd rect (at 2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 25 "Net-(R3-Pad2)")) (pad 6 smd rect (at 2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 5 /MOTOR_A)) (pad 7 smd rect (at 2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 24 "Net-(R2-Pad1)")) (pad 8 smd rect (at 2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(C15-Pad1)")) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B1DC) (tstamp 56142846) (at 190.735 97.105 90) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /55F08873) (attr smd) (fp_text reference U7 (at -2.884 3.652 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value IR2101 (at 0 3.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at -2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 12 /H_B)) (pad 3 smd rect (at -2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 11 /L_B)) (pad 4 smd rect (at -2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 5 smd rect (at 2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 27 "Net-(R5-Pad2)")) (pad 6 smd rect (at 2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 7 /MOTOR_B)) (pad 7 smd rect (at 2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 26 "Net-(R4-Pad1)")) (pad 8 smd rect (at 2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 17 "Net-(C16-Pad1)")) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 56265610) (at 186.925 72.34 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5626705B) (attr smd) (fp_text reference C17 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 +48V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 56265616) (at 209.785 72.34 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562671BE) (attr smd) (fp_text reference C18 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 +48V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 5626561C) (at 164.065 72.34 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /56267264) (attr smd) (fp_text reference C19 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 +48V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B29E) (tstamp 56265935) (at 167.875 102.82) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /56268E94) (attr smd) (fp_text reference C20 (at -3.587 0.598) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B29A) (tstamp 5626593B) (at 158.192 98.338 90) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /56268FD4) (attr smd) (fp_text reference C21 (at 0 -2.032 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B231) (tstamp 56265941) (at 214.23 102.185) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5626907F) (attr smd) (fp_text reference C22 (at 4.033 0.217) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B243) (tstamp 5628A528) (at 208.992 104.688 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628B4D2) (attr smd) (fp_text reference R10 (at -0.103 -3.387 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 9 /L_C)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 37 "Net-(P2-Pad6)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B242) (tstamp 5628A534) (at 208.992 102.656 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628BD9C) (attr smd) (fp_text reference R11 (at 0.008 -3.736 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 10 /H_C)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 36 "Net-(P2-Pad5)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B28E) (tstamp 5628A540) (at 184 106 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628BE84) (attr smd) (fp_text reference R12 (at -1.37 1.947 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 11 /L_B)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 35 "Net-(P2-Pad4)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B28B) (tstamp 5628A54C) (at 178 106 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628BF70) (attr smd) (fp_text reference R13 (at 3.171 0.169 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 12 /H_B)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 34 "Net-(P2-Pad3)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 54189DEE) (tstamp 5628A558) (at 170 107 270) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628C060) (attr smd) (fp_text reference R14 (at 0 -2.1 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 13 /L_A)) (pad 2 smd rect (at 1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 33 "Net-(P2-Pad2)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B2A2) (tstamp 5628A564) (at 168 107 270) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628C154) (attr smd) (fp_text reference R15 (at 3.022 0.156 360) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 14 /H_A)) (pad 2 smd rect (at 1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 32 "Net-(P2-Pad1)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 54189DEE) (tstamp 562A8274) (at 232.106 89.448 90) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /562A861D) (attr smd) (fp_text reference R16 (at 0 -2.1 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 90) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 31 /MEAS_BUS)) (pad 2 smd rect (at 1.35 0 90) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Fuse_Holders_and_Fuses:Fuseholder5x20_horiz_open_inline_Type-I (layer F.Cu) (tedit 0) (tstamp 572468D8) (at 209.5 64.81 180) (descr "Fuseholder, 5x20, open, horizontal, Type-I, Inline,") (tags "Fuseholder, 5x20, open, horizontal, Type-I, Inline, Sicherungshalter, offen,") (path /5724AD32) (fp_text reference F1 (at 0 -5.08 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10A? (at 1.27 5.08 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 3.2512 0) (end -3.2512 0) (layer F.SilkS) (width 0.15)) (fp_line (start 3.2512 -3.50012) (end 3.2512 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 3.50012) (end 3.2512 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 -3.50012) (end 3.2512 -3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -10.74928 2.49936) (end -11.99896 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start -10.50036 -2.49936) (end -11.99896 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 1.50114 2.49936) (end -10.74928 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 1.24968 -2.49936) (end -10.50036 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 2.49936) (end 1.50114 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 -2.49936) (end 1.24968 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 -2.49936) (end 11.99896 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 12.99972 -3.50012) (end 11.99896 -3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 12.99972 -3.50012) (end 12.99972 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 12.99972 3.50012) (end 11.99896 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -11.99896 -2.49936) (end -11.99896 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start -3.2512 -3.50012) (end -12.99972 -3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -12.99972 -3.50012) (end -12.99972 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -3.2512 3.50012) (end -12.99972 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -3.2512 -3.50012) (end -3.2512 3.50012) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.00126 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 2 +48V)) (pad 2 thru_hole circle (at 9.99998 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 2 +48V)) (pad 1 thru_hole circle (at -5.00126 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 38 "Net-(F1-Pad1)")) (pad 1 thru_hole circle (at -9.99998 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 38 "Net-(F1-Pad1)")) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 0) (tstamp 572471C5) (at 149 64) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Connect:AK300-2 (layer F.Cu) (tedit 57247891) (tstamp 57247986) (at 229.82 73.7 90) (descr CONNECTOR) (tags CONNECTOR) (path /55BDD315) (attr virtual) (fp_text reference P3 (at -1.92 -6.985 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X02 (at 2.779 7.747 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 8.363 -6.473) (end -2.83 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 8.363 6.473) (end 8.363 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 6.473) (end 8.363 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 -6.473) (end -2.83 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.2596 2.54) (end 1.2804 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 1.2804 2.54) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 -0.254) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 2.54) (end -1.2596 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 6.2842 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 6.2842 2.54) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 -0.254) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 3.7442 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 8.113 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -6.223) (end 8.113 -1.397) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -1.397) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 5.461) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 5.207) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 4.064) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 8.113 5.461) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 2.9822 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 6.223) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.0424 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.9822 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 6.223) (end 2.0424 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 2.9822 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 4.318) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end 2.0424 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 4.318) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 6.6652 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 3.3632 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 3.683) (end 3.3632 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end 1.6614 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end -1.6406 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 3.683) (end -1.6406 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 0.508) (end -1.2596 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 0.508) (end 1.2804 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 0.508) (end 3.7442 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 0.508) (end 6.2842 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.58 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -2.58 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -1.651) (end 7.605 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -3.175) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -3.429) (end 2.9822 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -5.969) (end 7.0462 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -5.969) (end 7.0462 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -3.429) (end 2.9822 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end 2.0424 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end -2.0216 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -3.429) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -5.969) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3886 -4.445) (end 6.4366 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start 3.5156 -4.318) (end 6.5636 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6152 -4.445) (end 1.43534 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start -1.4882 -4.318) (end 1.5598 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -0.254) (end 1.6614 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -1.6406 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 -0.635) (end 1.6614 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 6.6652 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -0.254) (end 3.3632 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_arc (start 6.0302 -4.59486) (end 6.53566 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 5.065 -6.0706) (end 6.52804 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 4.98626 -3.7084) (end 3.3886 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 3.8712 -4.64566) (end 3.58164 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 1.0264 -4.59486) (end 1.5344 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 0.06374 -6.0706) (end 1.52678 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start -0.01246 -3.7084) (end -1.6152 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start -1.1326 -4.64566) (end -1.41962 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole oval (at 0 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 2 thru_hole oval (at 5 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 38 "Net-(F1-Pad1)")) ) (module Connect:AK300-2 (layer F.Cu) (tedit 57247891) (tstamp 5724798C) (at 229.82 83.86 90) (descr CONNECTOR) (tags CONNECTOR) (path /5614D2EA) (attr virtual) (fp_text reference P4 (at -1.92 -6.985 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X02 (at 2.779 7.747 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 8.363 -6.473) (end -2.83 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 8.363 6.473) (end 8.363 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 6.473) (end 8.363 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 -6.473) (end -2.83 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.2596 2.54) (end 1.2804 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 1.2804 2.54) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 -0.254) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 2.54) (end -1.2596 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 6.2842 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 6.2842 2.54) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 -0.254) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 3.7442 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 8.113 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -6.223) (end 8.113 -1.397) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -1.397) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 5.461) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 5.207) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 4.064) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 8.113 5.461) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 2.9822 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 6.223) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.0424 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.9822 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 6.223) (end 2.0424 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 2.9822 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 4.318) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end 2.0424 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 4.318) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 6.6652 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 3.3632 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 3.683) (end 3.3632 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end 1.6614 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end -1.6406 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 3.683) (end -1.6406 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 0.508) (end -1.2596 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 0.508) (end 1.2804 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 0.508) (end 3.7442 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 0.508) (end 6.2842 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.58 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -2.58 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -1.651) (end 7.605 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -3.175) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -3.429) (end 2.9822 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -5.969) (end 7.0462 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -5.969) (end 7.0462 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -3.429) (end 2.9822 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end 2.0424 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end -2.0216 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -3.429) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -5.969) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3886 -4.445) (end 6.4366 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start 3.5156 -4.318) (end 6.5636 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6152 -4.445) (end 1.43534 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start -1.4882 -4.318) (end 1.5598 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -0.254) (end 1.6614 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -1.6406 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 -0.635) (end 1.6614 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 6.6652 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -0.254) (end 3.3632 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_arc (start 6.0302 -4.59486) (end 6.53566 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 5.065 -6.0706) (end 6.52804 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 4.98626 -3.7084) (end 3.3886 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 3.8712 -4.64566) (end 3.58164 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 1.0264 -4.59486) (end 1.5344 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 0.06374 -6.0706) (end 1.52678 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start -0.01246 -3.7084) (end -1.6152 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start -1.1326 -4.64566) (end -1.41962 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole oval (at 0 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 2 thru_hole oval (at 5 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 3 +12V)) ) (module Connect:AK300-3 (layer F.Cu) (tedit 57247873) (tstamp 57247993) (at 181.814 63.54) (descr CONNECTOR) (tags CONNECTOR) (path /55BDD7DD) (attr virtual) (fp_text reference P5 (at -1.945 -6.995) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 2.754 7.737) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 13.418 -6.473) (end -2.83 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 13.418 6.473) (end 13.418 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 6.473) (end 13.418 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 -6.473) (end -2.83 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 12.66 -0.645) (end -2.5165 -0.645) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0245 3.9905) (end 8.0245 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 12.0885 6.213) (end 7.58 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 7.58 -3.185) (end 12.5965 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -6.233) (end 12.66 -6.233) (layer F.SilkS) (width 0.15)) (fp_arc (start 8.9262 -4.65566) (end 8.63664 -4.1375) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 10.04126 -3.7184) (end 8.4436 -5.0138) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 10.12 -6.0806) (end 11.58304 -4.12734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 11.0852 -4.60486) (end 11.59066 -5.06206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4182 -0.264) (end 11.7202 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 -0.264) (end 8.4182 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -0.264) (end 11.7202 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.5706 -4.328) (end 11.6186 -4.963) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4436 -4.455) (end 11.4916 -5.09) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -3.439) (end 8.0372 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -5.979) (end 12.1012 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 -5.979) (end 12.1012 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 -3.439) (end 8.0372 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -3.185) (end 12.66 -1.661) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -0.645) (end 12.66 4.054) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -1.661) (end 12.66 -0.645) (layer F.SilkS) (width 0.15)) (fp_line (start 11.7202 0.498) (end 11.3392 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4182 0.498) (end 8.7992 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4182 3.673) (end 8.4182 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 11.7202 3.673) (end 8.4182 3.673) (layer F.SilkS) (width 0.15)) (fp_line (start 11.7202 3.673) (end 11.7202 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 4.308) (end 12.1012 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 4.308) (end 12.1012 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 6.213) (end 12.66 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -0.264) (end 12.1012 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 6.213) (end 8.0372 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 3.8) (end 13.168 5.451) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 4.054) (end 12.66 5.197) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 3.8) (end 12.66 4.054) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 5.197) (end 12.66 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 5.451) (end 12.66 5.197) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 -1.407) (end 12.66 -1.661) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 -6.233) (end 13.168 -1.407) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -6.233) (end 13.168 -6.233) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -6.233) (end 12.66 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start 8.7992 2.53) (end 8.7992 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.7992 -0.264) (end 11.3392 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 11.3392 2.53) (end 11.3392 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.7992 2.53) (end 11.3392 2.53) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2846 2.53) (end 1.2554 2.53) (layer F.SilkS) (width 0.15)) (fp_line (start 1.2554 2.53) (end 1.2554 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2846 -0.264) (end 1.2554 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2846 2.53) (end -1.2846 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7192 2.53) (end 6.2592 2.53) (layer F.SilkS) (width 0.15)) (fp_line (start 6.2592 2.53) (end 6.2592 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7192 -0.264) (end 6.2592 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7192 2.53) (end 3.7192 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0245 5.197) (end 8.0245 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0245 4.054) (end 8.0245 5.197) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 6.213) (end 2.9572 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -0.264) (end 7.0212 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 6.213) (end 7.0212 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 6.213) (end 7.58 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 6.213) (end 2.0174 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 6.213) (end 2.9572 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 -0.264) (end -2.0466 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.213) (end -2.0466 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 6.213) (end 2.0174 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 4.308) (end 7.0212 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 4.308) (end 2.9572 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 4.308) (end 7.0212 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 4.308) (end -2.0466 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 4.308) (end 2.0174 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 4.308) (end -2.0466 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6402 3.673) (end 6.6402 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6402 3.673) (end 3.3382 3.673) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3382 3.673) (end 3.3382 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 3.673) (end 1.6364 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 3.673) (end -1.6656 3.673) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6656 3.673) (end -1.6656 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6656 0.498) (end -1.2846 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 0.498) (end 1.2554 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3382 0.498) (end 3.7192 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6402 0.498) (end 6.2592 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.213) (end -2.58 -0.645) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.645) (end -2.58 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.185) (end 7.58 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.185) (end -2.58 -6.233) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 -3.439) (end 2.9572 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 -5.979) (end 7.0212 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -5.979) (end 7.0212 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -3.439) (end 2.9572 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -3.439) (end 2.0174 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -3.439) (end -2.0466 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 -3.439) (end -2.0466 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -5.979) (end -2.0466 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3636 -4.455) (end 6.4116 -5.09) (layer F.SilkS) (width 0.15)) (fp_line (start 3.4906 -4.328) (end 6.5386 -4.963) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6402 -4.455) (end 1.41034 -5.09) (layer F.SilkS) (width 0.15)) (fp_line (start -1.5132 -4.328) (end 1.5348 -4.963) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 -0.264) (end -1.6656 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -0.264) (end 1.6364 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 -0.264) (end -1.6656 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -0.264) (end 6.6402 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 -0.264) (end 3.3382 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3382 -0.264) (end 6.6402 -0.264) (layer F.SilkS) (width 0.15)) (fp_arc (start 6.0052 -4.60486) (end 6.51066 -5.06206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 5.04 -6.0806) (end 6.50304 -4.12734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 4.96126 -3.7184) (end 3.3636 -5.0138) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 3.8462 -4.65566) (end 3.55664 -4.1375) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 1.0014 -4.60486) (end 1.5094 -5.06206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 0.03874 -6.0806) (end 1.50178 -4.12734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start -0.03746 -3.7184) (end -1.6402 -5.0138) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start -1.1576 -4.65566) (end -1.44462 -4.1375) (angle 104.2) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole oval (at 0 0) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 5 /MOTOR_A)) (pad 2 thru_hole oval (at 5 0) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 7 /MOTOR_B)) (pad 3 thru_hole oval (at 10 0) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 4 /MOTOR_C)) ) (module jst-ph:TO-220_Neutral123_Horizontal_DRILLED (layer F.Cu) (tedit 57387273) (tstamp 561427C1) (at 215.5 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /5615902B) (zone_connect 2) (fp_text reference Q6 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 4 /MOTOR_C) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 23 "Net-(Q6-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad "" np_thru_hole circle (at 0 -16.764) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module jst-ph:TO-220_Neutral123_Horizontal_DRILLED (layer F.Cu) (tedit 57387273) (tstamp 561427B9) (at 204.07 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158F60) (zone_connect 2) (fp_text reference Q5 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 22 "Net-(Q5-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 4 /MOTOR_C) (zone_connect 2)) (pad "" np_thru_hole circle (at 0 -16.764) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module jst-ph:TO-220_Neutral123_Horizontal_DRILLED (layer F.Cu) (tedit 57387273) (tstamp 561427B1) (at 192.64 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158E2C) (zone_connect 2) (fp_text reference Q4 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 7 /MOTOR_B) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 21 "Net-(Q4-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad "" np_thru_hole circle (at 0 -16.764) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module jst-ph:TO-220_Neutral123_Horizontal_DRILLED (layer F.Cu) (tedit 57387273) (tstamp 561427A9) (at 181.21 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158C45) (zone_connect 2) (fp_text reference Q3 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 20 "Net-(Q3-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 7 /MOTOR_B) (zone_connect 2)) (pad "" np_thru_hole circle (at 0 -16.764) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module jst-ph:TO-220_Neutral123_Horizontal_DRILLED (layer F.Cu) (tedit 57387273) (tstamp 561427A1) (at 169.78 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158BA3) (zone_connect 2) (fp_text reference Q2 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 5 /MOTOR_A) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 19 "Net-(Q2-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad "" np_thru_hole circle (at 0 -16.764) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module jst-ph:TO-220_Neutral123_Horizontal_DRILLED (layer F.Cu) (tedit 57387273) (tstamp 56142799) (at 158.35 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158562) (zone_connect 2) (fp_text reference Q1 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 18 "Net-(Q1-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 5 /MOTOR_A) (zone_connect 2)) (pad "" np_thru_hole circle (at 0 -16.764) (size 3 3) (drill 3) (layers *.Cu *.Mask F.SilkS) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (gr_text "DRILL AND OUTLINE ONLY ARE USABLE!" (at 200 43) (layer F.Cu) (effects (font (size 1.5 1.5) (thickness 0.3))) ) (gr_line (start 146 135) (end 146 45) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 45) (end 244 135) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_text "BLDC Driver\n(C) Pekka Roivainen" (at 154.382 103.799) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.25))) ) (gr_line (start 244 135) (end 146 135) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 146 45) (end 244 45) (angle 90) (layer Edge.Cuts) (width 0.15)) (segment (start 228.2 83.77) (end 231.502 83.77) (width 0.5) (layer F.Cu) (net 1)) (segment (start 231.629 83.516) (end 234.042 83.516) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CDD)) (segment (start 231.629 83.643) (end 231.629 83.516) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CDC)) (segment (start 231.502 83.77) (end 231.629 83.643) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CDB)) (segment (start 228.2 73.61) (end 230.105 73.61) (width 0.5) (layer F.Cu) (net 1)) (segment (start 230.105 73.61) (end 234.042 77.547) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CD4)) (segment (start 234.042 77.547) (end 234.042 83.516) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CD5)) (segment (start 204.42 109.26) (end 204.42 105.069) (width 0.25) (layer F.Cu) (net 1)) (segment (start 202.642 104.688) (end 201.753 104.688) (width 0.25) (layer F.Cu) (net 1) (tstamp 572473BF)) (via (at 202.642 104.688) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1)) (segment (start 204.039 104.688) (end 202.642 104.688) (width 0.25) (layer B.Cu) (net 1) (tstamp 572473BC)) (via (at 204.039 104.688) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1)) (segment (start 204.42 105.069) (end 204.039 104.688) (width 0.25) (layer F.Cu) (net 1) (tstamp 572473B5)) (segment (start 217.755 102.021) (end 217.755 100.751) (width 0.25) (layer F.Cu) (net 1)) (segment (start 217.591 102.185) (end 217.755 102.021) (width 0.25) (layer F.Cu) (net 1) (tstamp 57246DBA)) (segment (start 215.73 102.185) (end 217.591 102.185) (width 0.25) (layer F.Cu) (net 1)) (segment (start 218.136 100.37) (end 219.66 100.37) (width 0.25) (layer B.Cu) (net 1) (tstamp 5724734C)) (segment (start 217.882 100.624) (end 218.136 100.37) (width 0.25) (layer B.Cu) (net 1) (tstamp 5724734B)) (via (at 217.882 100.624) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 217.755 100.751) (end 217.882 100.624) (width 0.25) (layer F.Cu) (net 1) (tstamp 57247348)) (segment (start 204.42 109.26) (end 207.468 109.26) (width 2) (layer B.Cu) (net 1)) (via (at 207.468 109.26) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 207.468 109.26) (end 210.262 109.26) (width 2) (layer F.Cu) (net 1) (tstamp 57246B56)) (via (at 210.262 109.26) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 169.375 102.82) (end 170.675 102.82) (width 0.25) (layer F.Cu) (net 1)) (segment (start 171.4 103.545) (end 172.924 103.545) (width 0.25) (layer B.Cu) (net 1) (tstamp 57246D36)) (via (at 171.4 103.545) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 170.675 102.82) (end 171.4 103.545) (width 0.25) (layer F.Cu) (net 1) (tstamp 57246D34)) (segment (start 229.31 89.485) (end 230.201 89.485) (width 0.5) (layer F.Cu) (net 1)) (segment (start 230.709 91.764) (end 233.002 94.057) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82B7)) (segment (start 195.585 102.82) (end 195.585 101.526) (width 1) (layer F.Cu) (net 1)) (segment (start 193.632 101.423) (end 192.235 102.82) (width 1) (layer F.Cu) (net 1) (tstamp 56266F0A)) (segment (start 193.656 101.423) (end 193.632 101.423) (width 1) (layer F.Cu) (net 1) (tstamp 56266F09)) (segment (start 194.164 100.915) (end 193.656 101.423) (width 1) (layer F.Cu) (net 1) (tstamp 56266F08)) (via (at 194.164 100.915) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 196.196 100.915) (end 194.164 100.915) (width 1) (layer B.Cu) (net 1) (tstamp 56266F05)) (via (at 196.196 100.915) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 195.585 101.526) (end 196.196 100.915) (width 1) (layer F.Cu) (net 1) (tstamp 56266F01)) (segment (start 158.985 96.875) (end 156.136 96.838) (width 1) (layer F.Cu) (net 1)) (segment (start 155.525 101.005) (end 161.144 104.979) (width 1) (layer F.Cu) (net 1) (tstamp 56266E1E)) (via (at 155.525 101.005) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 155.525 97.449) (end 155.525 101.005) (width 1) (layer B.Cu) (net 1) (tstamp 56266E1C)) (segment (start 155.652 97.322) (end 155.525 97.449) (width 1) (layer B.Cu) (net 1) (tstamp 56266E1B)) (via (at 155.652 97.322) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 156.136 96.838) (end 155.652 97.322) (width 1) (layer F.Cu) (net 1) (tstamp 56266E15)) (segment (start 169.78 99.805) (end 169.78 99.391) (width 1) (layer F.Cu) (net 1)) (segment (start 169.78 99.391) (end 170.542 98.629) (width 1) (layer F.Cu) (net 1) (tstamp 56266E08)) (via (at 171.685 99.645) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 170.542 98.629) (end 171.685 99.645) (width 1) (layer F.Cu) (net 1) (tstamp 56266E0B)) (segment (start 228.2 73.61) (end 222.98 73.61) (width 4) (layer B.Cu) (net 1)) (segment (start 222.98 73.61) (end 222.485 74.105) (width 4) (layer B.Cu) (net 1) (tstamp 5626650D)) (segment (start 216.135 99.17) (end 216.135 101.78) (width 0.5) (layer F.Cu) (net 1)) (segment (start 216.135 101.78) (end 215.73 102.185) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265F23)) (segment (start 192.64 99.805) (end 192.64 102.415) (width 0.5) (layer F.Cu) (net 1)) (segment (start 192.64 102.415) (end 192.235 102.82) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265F0D)) (segment (start 169.375 102.82) (end 169.375 101.955) (width 0.5) (layer F.Cu) (net 1)) (segment (start 169.78 101.55) (end 169.78 99.805) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265ED6)) (segment (start 169.375 101.955) (end 169.78 101.55) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265ED5)) (segment (start 230.201 89.485) (end 230.492 89.485) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82CF)) (segment (start 230.709 89.702) (end 230.709 91.764) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82B6)) (segment (start 230.492 89.485) (end 230.709 89.702) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82B5)) (segment (start 204.99874 65) (end 204.99874 67.60126) (width 1) (layer F.Cu) (net 2)) (segment (start 204.99874 67.60126) (end 204.07 68.53) (width 1) (layer F.Cu) (net 2) (tstamp 57246969)) (segment (start 200.00002 65) (end 200.00002 68.53) (width 1) (layer F.Cu) (net 2)) (segment (start 199 69) (end 199 68.53) (width 1) (layer F.Cu) (net 2) (tstamp 57246966)) (segment (start 199.53002 69) (end 199 69) (width 1) (layer F.Cu) (net 2) (tstamp 57246964)) (segment (start 200.00002 68.53) (end 199.53002 69) (width 1) (layer F.Cu) (net 2) (tstamp 57246963)) (segment (start 204.99874 67) (end 200.00002 67) (width 1) (layer F.Cu) (net 2)) (segment (start 209.785 70.84) (end 209.785 69.785) (width 1) (layer F.Cu) (net 2)) (segment (start 207 67) (end 204.99874 67) (width 1) (layer F.Cu) (net 2) (tstamp 572468EE)) (segment (start 209.785 69.785) (end 207 67) (width 1) (layer F.Cu) (net 2) (tstamp 572468ED)) (segment (start 186.925 70.84) (end 186.925 68.53) (width 1) (layer F.Cu) (net 2)) (segment (start 164.065 70.84) (end 164.065 68.53) (width 1) (layer F.Cu) (net 2)) (segment (start 164.7 69.8) (end 164.7 68.53) (width 1) (layer F.Cu) (net 2) (tstamp 562662CB)) (segment (start 164.7 69.165) (end 164.7 69.8) (width 1) (layer F.Cu) (net 2) (tstamp 562662CA)) (segment (start 164.065 68.53) (end 164.7 69.165) (width 1) (layer F.Cu) (net 2) (tstamp 562662C9)) (segment (start 204.07 68.53) (end 204.07 72.34) (width 2) (layer F.Cu) (net 2)) (segment (start 181.21 68.53) (end 181.21 72.34) (width 2) (layer F.Cu) (net 2)) (segment (start 158.35 72.34) (end 158.35 69.8) (width 2) (layer F.Cu) (net 2)) (segment (start 158.35 69.8) (end 158.35 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 56265F4D)) (segment (start 158.35 68.53) (end 164.7 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 56265F4E)) (segment (start 164.7 68.53) (end 181.21 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 562662CC)) (segment (start 181.21 68.53) (end 186.925 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 56265F64)) (segment (start 186.925 68.53) (end 199 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 562662D0)) (segment (start 199 68.53) (end 204.07 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 57246967)) (segment (start 204.07 72.34) (end 204.07 75.515) (width 2) (layer F.Cu) (net 2)) (segment (start 204.07 75.515) (end 204.07 81.23) (width 3) (layer F.Cu) (net 2) (tstamp 56265F48)) (segment (start 181.21 72.34) (end 181.21 75.515) (width 2) (layer F.Cu) (net 2)) (segment (start 181.21 75.515) (end 181.21 81.23) (width 3) (layer F.Cu) (net 2) (tstamp 56265F46)) (segment (start 158.35 81.23) (end 158.35 75.515) (width 3) (layer F.Cu) (net 2)) (segment (start 158.35 75.515) (end 158.35 72.34) (width 2) (layer F.Cu) (net 2) (tstamp 56265F40)) (segment (start 223.12 92.406) (end 223.12 81.67) (width 3) (layer F.Cu) (net 3)) (segment (start 221 95) (end 223.12 92.88) (width 3) (layer F.Cu) (net 3) (tstamp 56266C87)) (segment (start 223.12 92.406) (end 223.12 92.88) (width 3) (layer F.Cu) (net 3)) (segment (start 225.93 78.86) (end 229.82 78.86) (width 3) (layer F.Cu) (net 3) (tstamp 57247673)) (segment (start 223.12 81.67) (end 225.93 78.86) (width 3) (layer F.Cu) (net 3) (tstamp 57247672)) (segment (start 185.655 100.23936) (end 184.98536 100.23936) (width 1) (layer F.Cu) (net 3)) (segment (start 184.98536 100.23936) (end 182.195 97.449) (width 1) (layer F.Cu) (net 3) (tstamp 572470D5)) (segment (start 182.068 97.322) (end 182.068 94.985) (width 1) (layer B.Cu) (net 3) (tstamp 572470DC)) (segment (start 182.195 97.449) (end 182.068 97.322) (width 1) (layer B.Cu) (net 3) (tstamp 572470DB)) (via (at 182.195 97.449) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 3)) (segment (start 182.068 94.985) (end 182.068 95.671) (width 1) (layer B.Cu) (net 3) (tstamp 572470DD)) (segment (start 182.068 95.671) (end 182.068 94.985) (width 1) (layer B.Cu) (net 3) (tstamp 572470DF)) (segment (start 206.198 94.985) (end 182.068 94.985) (width 4) (layer B.Cu) (net 3)) (segment (start 182.068 94.985) (end 163.645 94.985) (width 4) (layer B.Cu) (net 3) (tstamp 572470E0)) (segment (start 163.645 94.985) (end 160.636 97.994) (width 4) (layer B.Cu) (net 3) (tstamp 572470B8)) (segment (start 206.229 97.486) (end 206.229 94.985) (width 1.5) (layer B.Cu) (net 3)) (via (at 206.229 97.486) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 3)) (segment (start 208.34736 99.60436) (end 206.229 97.486) (width 1) (layer F.Cu) (net 3) (tstamp 56266D3B)) (segment (start 206.198 96.306) (end 206.198 94.985) (width 1.5) (layer B.Cu) (net 3) (tstamp 562D345C)) (segment (start 206.198 95.016) (end 206.198 96.306) (width 1.5) (layer B.Cu) (net 3) (tstamp 562D345B)) (segment (start 206.229 94.985) (end 206.198 95.016) (width 1.5) (layer B.Cu) (net 3) (tstamp 562D345A)) (segment (start 206.198 94.985) (end 221 94.985) (width 4) (layer B.Cu) (net 3) (tstamp 562D345D)) (segment (start 221 94.985) (end 221 95) (width 4) (layer B.Cu) (net 3) (tstamp 562D3426)) (segment (start 162.795 100.153) (end 160.636 97.994) (width 1) (layer F.Cu) (net 3) (tstamp 56266D52)) (via (at 160.636 97.994) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 3)) (segment (start 160.636 97.994) (end 160.382 97.74) (width 1) (layer B.Cu) (net 3) (tstamp 56266D55)) (segment (start 162.795 100.23936) (end 162.795 100.153) (width 1) (layer F.Cu) (net 3)) (segment (start 162.795 100.23936) (end 159.34936 100.23936) (width 1) (layer F.Cu) (net 3)) (segment (start 159.34936 100.23936) (end 158.985 99.875) (width 1) (layer F.Cu) (net 3) (tstamp 56266D4F)) (segment (start 185.655 100.23936) (end 184.85236 100.23936) (width 1) (layer F.Cu) (net 3)) (segment (start 209.15 99.60436) (end 208.34736 99.60436) (width 1) (layer F.Cu) (net 3)) (segment (start 221 95) (end 221 94.985) (width 3) (layer B.Cu) (net 3)) (segment (start 221 95) (end 221 97.05054) (width 3) (layer F.Cu) (net 3)) (segment (start 221 97.05054) (end 225.4501 101.50064) (width 3) (layer F.Cu) (net 3) (tstamp 56266C8A)) (segment (start 209.82564 99.60436) (end 209.15 99.60436) (width 1) (layer F.Cu) (net 3) (tstamp 5626658E)) (segment (start 185.69564 100.23936) (end 185.655 100.23936) (width 1) (layer F.Cu) (net 3) (tstamp 56266586)) (segment (start 162.83564 100.23936) (end 162.795 100.23936) (width 1) (layer F.Cu) (net 3) (tstamp 5626657F)) (segment (start 212.325 99.17) (end 212.325 101.78) (width 0.5) (layer F.Cu) (net 3)) (segment (start 212.325 101.78) (end 212.73 102.185) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F20)) (segment (start 209.15 99.60436) (end 211.89064 99.60436) (width 0.5) (layer F.Cu) (net 3)) (segment (start 211.89064 99.60436) (end 212.325 99.17) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F1D)) (segment (start 185.655 100.23936) (end 188.39564 100.23936) (width 0.5) (layer F.Cu) (net 3)) (segment (start 188.39564 100.23936) (end 188.83 99.805) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F1A)) (segment (start 188.83 99.805) (end 188.83 102.415) (width 0.5) (layer F.Cu) (net 3)) (segment (start 188.83 102.415) (end 189.235 102.82) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F0A)) (segment (start 166.375 102.82) (end 166.375 101.955) (width 0.5) (layer F.Cu) (net 3)) (segment (start 165.97 101.55) (end 165.97 99.805) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265ED2)) (segment (start 166.375 101.955) (end 165.97 101.55) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265ED1)) (segment (start 162.795 100.23936) (end 165.53564 100.23936) (width 0.5) (layer F.Cu) (net 3)) (segment (start 165.53564 100.23936) (end 165.97 99.805) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265ECE)) (segment (start 206.61 72.34) (end 206.61 69.165) (width 2) (layer B.Cu) (net 4)) (segment (start 206.61 69.165) (end 207.245 69.8) (width 1) (layer B.Cu) (net 4) (tstamp 562662DD)) (segment (start 207.88 69.8) (end 207.88 69.165) (width 1) (layer B.Cu) (net 4) (tstamp 562662DF)) (segment (start 207.245 69.8) (end 207.88 69.8) (width 1) (layer B.Cu) (net 4) (tstamp 562662DE)) (segment (start 215.5 72.34) (end 215.5 69.165) (width 1) (layer B.Cu) (net 4)) (segment (start 215.5 69.165) (end 215.5 69.8) (width 1) (layer B.Cu) (net 4) (tstamp 562662D8)) (segment (start 191.845 63.45) (end 193.275 63.45) (width 3) (layer B.Cu) (net 4)) (segment (start 193.275 63.45) (end 198.99 69.165) (width 3) (layer B.Cu) (net 4) (tstamp 5626601D)) (segment (start 198.99 69.165) (end 207.88 69.165) (width 3) (layer B.Cu) (net 4) (tstamp 5626601E)) (segment (start 207.88 69.165) (end 215.5 69.165) (width 3) (layer B.Cu) (net 4) (tstamp 562662E0)) (segment (start 215.5 69.165) (end 215.5 69.8) (width 2) (layer B.Cu) (net 4)) (segment (start 215.5 69.8) (end 215.5 72.34) (width 2) (layer B.Cu) (net 4) (tstamp 562662DB)) (segment (start 216.84874 90.12) (end 216.84874 90.83374) (width 0.5) (layer F.Cu) (net 4)) (segment (start 216.84874 90.83374) (end 217.405 91.39) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F26)) (segment (start 217.405 91.39) (end 217.405 94.565) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F27)) (segment (start 217.405 94.565) (end 216.77 95.2) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F28)) (segment (start 216.77 95.2) (end 215.5 95.2) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F29)) (segment (start 215.5 95.2) (end 214.865 94.565) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F2A)) (segment (start 214.865 94.565) (end 214.865 93.77) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F2B)) (segment (start 215.5 72.34) (end 215.5 75.515) (width 0.5) (layer F.Cu) (net 4)) (segment (start 216.84874 76.86374) (end 216.84874 90.12) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265EAE)) (segment (start 215.5 75.515) (end 216.84874 76.86374) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265EAD)) (segment (start 160.89 72.34) (end 160.89 69.165) (width 2) (layer B.Cu) (net 5)) (segment (start 160.89 69.165) (end 162.16 67.895) (width 2) (layer B.Cu) (net 5) (tstamp 56266E81)) (segment (start 162.16 67.895) (end 168.51 67.895) (width 2) (layer B.Cu) (net 5) (tstamp 56266E84)) (segment (start 168.51 67.895) (end 169.78 69.165) (width 2) (layer B.Cu) (net 5) (tstamp 56266E85)) (segment (start 169.78 69.165) (end 169.78 72.34) (width 2) (layer B.Cu) (net 5) (tstamp 56266E86)) (segment (start 160.89 69.165) (end 162.16 67.895) (width 3) (layer B.Cu) (net 5)) (segment (start 177.4 67.895) (end 181.845 63.45) (width 3) (layer B.Cu) (net 5) (tstamp 56266009)) (segment (start 162.16 67.895) (end 177.4 67.895) (width 3) (layer B.Cu) (net 5) (tstamp 56266008)) (segment (start 169.78 72.34) (end 169.78 69.165) (width 2) (layer B.Cu) (net 5)) (segment (start 171.12874 90.755) (end 171.12874 95.12126) (width 0.5) (layer F.Cu) (net 5)) (segment (start 168.51 95.2) (end 168.51 94.405) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EF2)) (segment (start 169.145 95.835) (end 168.51 95.2) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EF1)) (segment (start 170.415 95.835) (end 169.145 95.835) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EF0)) (segment (start 171.12874 95.12126) (end 170.415 95.835) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EEF)) (segment (start 169.78 72.34) (end 169.78 75.515) (width 0.5) (layer F.Cu) (net 5)) (segment (start 171.12874 76.86374) (end 171.12874 90.755) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EA6)) (segment (start 169.78 75.515) (end 171.12874 76.86374) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EA5)) (segment (start 209.15 94.60564) (end 211.48936 94.60564) (width 0.5) (layer F.Cu) (net 6)) (segment (start 211.48936 94.60564) (end 212.325 93.77) (width 0.5) (layer F.Cu) (net 6) (tstamp 56265F17)) (segment (start 209.07126 90.12) (end 209.07126 90.51626) (width 0.5) (layer F.Cu) (net 6)) (segment (start 209.07126 90.51626) (end 212.325 93.77) (width 0.5) (layer F.Cu) (net 6) (tstamp 56265F14)) (segment (start 186.845 63.45) (end 186.845 67.895) (width 3) (layer B.Cu) (net 7)) (segment (start 186.845 67.895) (end 186.925 67.895) (width 3) (layer B.Cu) (net 7) (tstamp 56266018)) (segment (start 183.75 69.165) (end 185.02 67.895) (width 3) (layer B.Cu) (net 7)) (segment (start 192.64 72.34) (end 192.64 69.165) (width 2) (layer B.Cu) (net 7)) (segment (start 183.75 69.165) (end 183.75 72.34) (width 2) (layer B.Cu) (net 7)) (segment (start 191.37 67.895) (end 192.64 69.165) (width 3) (layer B.Cu) (net 7) (tstamp 56266015)) (segment (start 185.02 67.895) (end 186.925 67.895) (width 3) (layer B.Cu) (net 7) (tstamp 56266014)) (segment (start 186.925 67.895) (end 191.37 67.895) (width 3) (layer B.Cu) (net 7) (tstamp 5626601B)) (segment (start 193.98874 90.755) (end 193.98874 95.12126) (width 0.5) (layer F.Cu) (net 7)) (segment (start 191.37 95.2) (end 191.37 94.405) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDD)) (segment (start 192.005 95.835) (end 191.37 95.2) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDC)) (segment (start 193.275 95.835) (end 192.005 95.835) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDB)) (segment (start 193.98874 95.12126) (end 193.275 95.835) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDA)) (segment (start 192.64 72.34) (end 192.64 76.15) (width 0.5) (layer F.Cu) (net 7)) (segment (start 193.98874 77.49874) (end 193.98874 90.755) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EAA)) (segment (start 192.64 76.15) (end 193.98874 77.49874) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EA9)) (segment (start 162.795 95.24064) (end 165.13436 95.24064) (width 0.5) (layer F.Cu) (net 8)) (segment (start 165.13436 95.24064) (end 165.97 94.405) (width 0.5) (layer F.Cu) (net 8) (tstamp 56265ECB)) (segment (start 163.35126 90.755) (end 163.35126 91.78626) (width 0.5) (layer F.Cu) (net 8)) (segment (start 163.35126 91.78626) (end 165.97 94.405) (width 0.5) (layer F.Cu) (net 8) (tstamp 56265EC8)) (segment (start 210.342 104.688) (end 214.072 104.688) (width 0.25) (layer F.Cu) (net 9)) (segment (start 214.707 104.053) (end 214.707 99.328) (width 0.25) (layer F.Cu) (net 9) (tstamp 57246CA3)) (segment (start 214.072 104.688) (end 214.707 104.053) (width 0.25) (layer F.Cu) (net 9) (tstamp 57246CA2)) (segment (start 214.707 99.328) (end 214.865 99.17) (width 0.25) (layer F.Cu) (net 9) (tstamp 57246CA5)) (segment (start 210.342 102.656) (end 211.024 102.656) (width 0.25) (layer F.Cu) (net 10)) (segment (start 211.024 102.656) (end 212.167 103.799) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CA8)) (segment (start 212.167 103.799) (end 213.564 103.799) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAA)) (segment (start 213.564 103.799) (end 214.072 103.291) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAC)) (segment (start 214.072 103.291) (end 214.072 100.751) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAD)) (segment (start 214.072 100.751) (end 213.595 100.274) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAE)) (segment (start 213.595 100.274) (end 213.595 99.17) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CB0)) (segment (start 190.958 104.053) (end 190.958 104.06882) (width 0.25) (layer F.Cu) (net 11)) (segment (start 191.37 99.805) (end 191.37 100.593) (width 0.25) (layer F.Cu) (net 11)) (segment (start 190.958 101.005) (end 190.958 104.053) (width 0.25) (layer F.Cu) (net 11) (tstamp 5628A63A)) (segment (start 191.37 100.593) (end 190.958 101.005) (width 0.25) (layer F.Cu) (net 11) (tstamp 5628A639)) (segment (start 190.958 104.06882) (end 190.704 104.32282) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B8C)) (segment (start 186.154 105.196) (end 185.35 106) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B83)) (segment (start 189.83082 105.196) (end 186.154 105.196) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B82)) (segment (start 190.71982 104.307) (end 190.704 104.32282) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B81)) (segment (start 190.704 104.32282) (end 189.83082 105.196) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B8F)) (segment (start 179.35 106) (end 179.867 106) (width 0.25) (layer F.Cu) (net 12)) (segment (start 179.867 106) (end 181.56 104.307) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A630)) (segment (start 181.56 104.307) (end 189.942 104.307) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A631)) (segment (start 189.942 104.307) (end 190.323 103.926) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A633)) (segment (start 190.323 103.926) (end 190.323 101.513) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A634)) (segment (start 190.323 101.513) (end 190.1 101.29) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A635)) (segment (start 190.1 101.29) (end 190.1 99.805) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A636)) (segment (start 168.51 99.805) (end 168.51 101.736) (width 0.25) (layer F.Cu) (net 13)) (segment (start 168.352 103.926) (end 170 105.574) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A617)) (segment (start 168.352 101.894) (end 168.352 103.926) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A616)) (segment (start 168.51 101.736) (end 168.352 101.894) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A615)) (segment (start 170 105.574) (end 170 105.65) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A618)) (segment (start 167.24 99.805) (end 167.24 101.544) (width 0.25) (layer F.Cu) (net 14)) (segment (start 167.336 104.986) (end 168 105.65) (width 0.25) (layer F.Cu) (net 14) (tstamp 5628A612)) (segment (start 167.336 101.64) (end 167.336 104.986) (width 0.25) (layer F.Cu) (net 14) (tstamp 5628A611)) (segment (start 167.24 101.544) (end 167.336 101.64) (width 0.25) (layer F.Cu) (net 14) (tstamp 5628A610)) (segment (start 232.106 88.098) (end 234.593 88.098) (width 0.5) (layer F.Cu) (net 15)) (segment (start 234.593 88.098) (end 234.71 88.215) (width 0.5) (layer F.Cu) (net 15) (tstamp 57246FE2)) (segment (start 222.485 82.005) (end 222.485 83.637) (width 0.5) (layer B.Cu) (net 15)) (segment (start 234.71 86.972) (end 234.71 88.215) (width 0.5) (layer F.Cu) (net 15) (tstamp 57246FC7)) (segment (start 234.265 86.527) (end 234.71 86.972) (width 0.5) (layer F.Cu) (net 15) (tstamp 57246FC6)) (via (at 234.265 86.527) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 15)) (segment (start 225.375 86.527) (end 234.265 86.527) (width 0.5) (layer B.Cu) (net 15) (tstamp 57246FBB)) (segment (start 222.485 83.637) (end 225.375 86.527) (width 0.5) (layer B.Cu) (net 15) (tstamp 57246FBA)) (segment (start 232.497 88.215) (end 232.614 88.098) (width 0.25) (layer F.Cu) (net 15) (tstamp 562A82B2)) (segment (start 218.04 72.34) (end 218.04 75.96) (width 2) (layer B.Cu) (net 15)) (segment (start 218.04 75.96) (end 218.04 77.56) (width 0.5) (layer B.Cu) (net 15) (tstamp 562671EE)) (segment (start 218.04 77.56) (end 222.485 82.005) (width 0.5) (layer B.Cu) (net 15) (tstamp 562665C3)) (segment (start 172.32 72.34) (end 172.32 76.01) (width 2) (layer B.Cu) (net 15)) (segment (start 195.18 72.34) (end 195.18 76.01) (width 2) (layer B.Cu) (net 15)) (segment (start 214.58 103.545) (end 216.104 103.545) (width 1.5) (layer B.Cu) (net 16)) (segment (start 221.977 105.384) (end 221.53 105.831) (width 1.5) (layer F.Cu) (net 16) (tstamp 57246C5E)) (segment (start 201.753 106.466) (end 202.007 106.72) (width 1.5) (layer F.Cu) (net 16) (tstamp 572472A5)) (via (at 202.007 106.72) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 16)) (segment (start 202.007 106.72) (end 202.515 106.212) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472AB)) (segment (start 202.515 106.212) (end 209.246 106.212) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472AC)) (segment (start 209.246 106.212) (end 211.913 103.545) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472B1)) (segment (start 211.913 103.545) (end 214.58 103.545) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472B2)) (segment (start 201.118 106.466) (end 197.054 106.466) (width 1.5) (layer F.Cu) (net 16)) (segment (start 201.118 106.466) (end 201.753 106.466) (width 1.5) (layer F.Cu) (net 16)) (segment (start 218.39 105.831) (end 221.53 105.831) (width 1.5) (layer F.Cu) (net 16) (tstamp 572472C7)) (segment (start 218.39 105.831) (end 218.39 105.831) (width 1.5) (layer F.Cu) (net 16) (tstamp 572472C6)) (via (at 218.39 105.831) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 16)) (segment (start 216.104 103.545) (end 218.39 105.831) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472C2)) (segment (start 194.514 106.442) (end 197.03 106.442) (width 0.25) (layer F.Cu) (net 16)) (segment (start 197.03 106.442) (end 197.054 106.466) (width 0.25) (layer F.Cu) (net 16) (tstamp 57246CB8)) (segment (start 189.18 109.26) (end 190.704 107.736) (width 1) (layer F.Cu) (net 16)) (segment (start 197.054 106.466) (end 192.228 106.466) (width 1.5) (layer F.Cu) (net 16) (tstamp 57246CBB)) (segment (start 190.704 107.736) (end 191.974 106.466) (width 1) (layer F.Cu) (net 16) (tstamp 57246C1B)) (segment (start 191.974 106.466) (end 192.228 106.466) (width 1) (layer F.Cu) (net 16) (tstamp 57246C1E)) (segment (start 225.4501 106.49936) (end 223.09236 106.49936) (width 2) (layer F.Cu) (net 16)) (segment (start 223.09236 106.49936) (end 221.977 105.384) (width 2) (layer F.Cu) (net 16) (tstamp 56266D5B)) (segment (start 225.4501 106.49936) (end 224.25936 106.49936) (width 2) (layer F.Cu) (net 16)) (segment (start 234.71 90.755) (end 236.074 90.755) (width 0.5) (layer F.Cu) (net 16)) (segment (start 236.074 90.755) (end 236.455 90.374) (width 0.5) (layer F.Cu) (net 16) (tstamp 56266CAB)) (segment (start 237.344 95.454) (end 237.344 93.93) (width 1) (layer F.Cu) (net 16)) (segment (start 236.455 93.041) (end 236.455 90.374) (width 1) (layer F.Cu) (net 16) (tstamp 56266CA3)) (segment (start 236.455 90.374) (end 236.455 87.175) (width 1) (layer F.Cu) (net 16) (tstamp 56266CAE)) (segment (start 237.344 93.93) (end 236.455 93.041) (width 1) (layer F.Cu) (net 16) (tstamp 56266CA2)) (segment (start 225.4501 106.49936) (end 226.29864 106.49936) (width 2) (layer F.Cu) (net 16)) (segment (start 226.29864 106.49936) (end 229.851 102.947) (width 2) (layer F.Cu) (net 16) (tstamp 56266C8D)) (segment (start 229.851 102.947) (end 229.851 97.994) (width 2) (layer F.Cu) (net 16) (tstamp 56266C8E)) (segment (start 229.851 97.994) (end 231.248 96.597) (width 2) (layer F.Cu) (net 16) (tstamp 56266C8F)) (segment (start 231.248 96.597) (end 236.201 96.597) (width 2) (layer F.Cu) (net 16) (tstamp 56266C90)) (segment (start 236.201 96.597) (end 237.344 95.454) (width 2) (layer F.Cu) (net 16) (tstamp 56266C91)) (segment (start 237.344 95.454) (end 237.344 95.2) (width 2) (layer F.Cu) (net 16) (tstamp 56266C92)) (segment (start 185.655 95.24064) (end 187.99436 95.24064) (width 0.5) (layer F.Cu) (net 17)) (segment (start 187.99436 95.24064) (end 188.83 94.405) (width 0.5) (layer F.Cu) (net 17) (tstamp 56265F07)) (segment (start 186.21126 90.755) (end 186.21126 91.78626) (width 0.5) (layer F.Cu) (net 17)) (segment (start 186.21126 91.78626) (end 188.83 94.405) (width 0.5) (layer F.Cu) (net 17) (tstamp 56265F04)) (segment (start 155.81 72.34) (end 153.81 72.34) (width 0.5) (layer F.Cu) (net 18)) (segment (start 153.81 72.34) (end 153.27 72.88) (width 0.5) (layer F.Cu) (net 18) (tstamp 56265E90)) (segment (start 167.24 72.34) (end 167.24 77.325) (width 0.5) (layer F.Cu) (net 19)) (segment (start 167.24 77.325) (end 169.145 79.23) (width 0.5) (layer F.Cu) (net 19) (tstamp 56265E93)) (segment (start 178.67 72.34) (end 176.67 72.34) (width 0.5) (layer F.Cu) (net 20)) (segment (start 176.67 72.34) (end 176.13 72.88) (width 0.5) (layer F.Cu) (net 20) (tstamp 56265E9C)) (segment (start 190.1 72.34) (end 190.1 77.325) (width 0.5) (layer F.Cu) (net 21)) (segment (start 190.1 77.325) (end 192.005 79.23) (width 0.5) (layer F.Cu) (net 21) (tstamp 56265E96)) (segment (start 201.53 72.34) (end 199.53 72.34) (width 0.5) (layer F.Cu) (net 22)) (segment (start 199.53 72.34) (end 198.99 72.88) (width 0.5) (layer F.Cu) (net 22) (tstamp 56265E9F)) (segment (start 212.96 72.34) (end 212.96 77.325) (width 0.5) (layer F.Cu) (net 23)) (segment (start 212.96 77.325) (end 214.865 79.23) (width 0.5) (layer F.Cu) (net 23) (tstamp 56265EA2)) (segment (start 167.24 94.405) (end 167.24 93.295) (width 0.5) (layer F.Cu) (net 24)) (segment (start 153.27 81.23) (end 153.27 76.88) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EC3)) (segment (start 159.62 87.58) (end 153.27 81.23) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EC1)) (segment (start 165.335 87.58) (end 159.62 87.58) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EC0)) (segment (start 166.605 88.85) (end 165.335 87.58) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EBF)) (segment (start 166.605 92.66) (end 166.605 88.85) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EBE)) (segment (start 167.24 93.295) (end 166.605 92.66) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EBD)) (segment (start 169.78 94.405) (end 169.78 93.295) (width 0.5) (layer F.Cu) (net 25)) (segment (start 167.875 84.5) (end 169.145 83.23) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB5)) (segment (start 167.875 92.025) (end 167.875 84.5) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB4)) (segment (start 168.51 92.66) (end 167.875 92.025) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB3)) (segment (start 169.145 92.66) (end 168.51 92.66) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB2)) (segment (start 169.78 93.295) (end 169.145 92.66) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB1)) (segment (start 190.1 94.405) (end 190.1 93.295) (width 0.5) (layer F.Cu) (net 26)) (segment (start 176.13 81.865) (end 176.13 76.88) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EFC)) (segment (start 181.845 87.58) (end 176.13 81.865) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EFA)) (segment (start 188.195 87.58) (end 181.845 87.58) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF9)) (segment (start 189.465 88.85) (end 188.195 87.58) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF8)) (segment (start 189.465 92.66) (end 189.465 88.85) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF7)) (segment (start 190.1 93.295) (end 189.465 92.66) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF6)) (segment (start 192.64 94.405) (end 192.64 93.295) (width 0.5) (layer F.Cu) (net 27)) (segment (start 190.735 84.5) (end 192.005 83.23) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EEB)) (segment (start 190.735 92.025) (end 190.735 84.5) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EEA)) (segment (start 191.37 92.66) (end 190.735 92.025) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EE9)) (segment (start 192.005 92.66) (end 191.37 92.66) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EE8)) (segment (start 192.64 93.295) (end 192.005 92.66) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EE7)) (segment (start 213.595 93.77) (end 213.595 92.66) (width 0.5) (layer F.Cu) (net 28)) (segment (start 198.99 81.575) (end 198.99 76.88) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F3B)) (segment (start 204.36 86.945) (end 198.99 81.575) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F39)) (segment (start 211.055 86.945) (end 204.36 86.945) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F38)) (segment (start 212.325 88.215) (end 211.055 86.945) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F37)) (segment (start 212.325 91.39) (end 212.325 88.215) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F36)) (segment (start 213.595 92.66) (end 212.325 91.39) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F35)) (segment (start 216.135 93.77) (end 216.135 92.66) (width 0.5) (layer F.Cu) (net 29)) (segment (start 213.595 84.5) (end 214.865 83.23) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F32)) (segment (start 213.595 91.39) (end 213.595 84.5) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F31)) (segment (start 214.23 92.025) (end 213.595 91.39) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F30)) (segment (start 215.5 92.025) (end 214.23 92.025) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F2F)) (segment (start 216.135 92.66) (end 215.5 92.025) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F2E)) (segment (start 229.31 92.025) (end 229.31 93.365) (width 0.5) (layer F.Cu) (net 30)) (segment (start 229.31 93.365) (end 230.002 94.057) (width 0.5) (layer F.Cu) (net 30) (tstamp 56266CC4)) (segment (start 229.31 90.755) (end 229.31 92.025) (width 0.5) (layer F.Cu) (net 30)) (segment (start 201.88 109.26) (end 201.88 109.133) (width 0.25) (layer B.Cu) (net 31)) (segment (start 201.88 109.133) (end 203.625998 107.387002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473DD)) (segment (start 232.106 91.607) (end 232.106 90.798) (width 0.25) (layer F.Cu) (net 31) (tstamp 57247400)) (segment (start 232.614 92.115) (end 232.106 91.607) (width 0.25) (layer F.Cu) (net 31) (tstamp 572473FF)) (via (at 232.614 92.115) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 31)) (segment (start 232.614 105.323) (end 232.614 92.115) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473FB)) (segment (start 230.709 107.228) (end 232.614 105.323) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473F3)) (segment (start 217.882 107.228) (end 230.709 107.228) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473F1)) (segment (start 217.12 106.466) (end 217.882 107.228) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473EF)) (segment (start 217.12 106.222704) (end 217.12 106.466) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473EB)) (segment (start 215.617298 104.720002) (end 217.12 106.222704) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473E9)) (segment (start 212.515998 104.720002) (end 215.617298 104.720002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473E6)) (segment (start 209.848998 107.387002) (end 212.515998 104.720002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473E2)) (segment (start 203.625998 107.387002) (end 209.848998 107.387002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473DE)) (segment (start 201.88 109.26) (end 201.88 109.006) (width 0.25) (layer B.Cu) (net 31)) (segment (start 201.88 109.26) (end 201.88 108.879) (width 0.25) (layer F.Cu) (net 31)) (segment (start 232.106 90.798) (end 232.106 91.613) (width 0.5) (layer F.Cu) (net 31)) (segment (start 232.772 92.025) (end 234.71 92.025) (width 0.25) (layer F.Cu) (net 31) (tstamp 56266C70)) (segment (start 232.645 92.152) (end 232.772 92.025) (width 0.25) (layer F.Cu) (net 31) (tstamp 56266C6F)) (segment (start 232.106 91.613) (end 232.645 92.152) (width 0.5) (layer F.Cu) (net 31) (tstamp 562A82CC)) (segment (start 232.645 90.829) (end 232.614 90.798) (width 0.25) (layer F.Cu) (net 31) (tstamp 562A82AF)) (segment (start 168 108.35) (end 168 109.416) (width 0.25) (layer F.Cu) (net 32)) (segment (start 168.352 109.768) (end 173.432 109.768) (width 0.25) (layer F.Cu) (net 32) (tstamp 562BADBB)) (segment (start 168 109.416) (end 168.352 109.768) (width 0.25) (layer F.Cu) (net 32) (tstamp 562BADBA)) (segment (start 173.432 109.768) (end 173.94 109.26) (width 0.25) (layer F.Cu) (net 32) (tstamp 562BADBC)) (segment (start 173.59 108.916) (end 173.463 109.043) (width 0.25) (layer F.Cu) (net 32) (tstamp 56266C2D)) (segment (start 170 108.35) (end 170.532 108.35) (width 0.25) (layer F.Cu) (net 33)) (segment (start 170.532 108.35) (end 171.4 107.482) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB3)) (segment (start 176.48 107.99) (end 176.48 109.26) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB6)) (segment (start 175.972 107.482) (end 176.48 107.99) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB5)) (segment (start 171.4 107.482) (end 175.972 107.482) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB4)) (segment (start 170 108.35) (end 170 107.993) (width 0.25) (layer F.Cu) (net 33)) (segment (start 176.13 108.916) (end 176.003 109.043) (width 0.25) (layer F.Cu) (net 33) (tstamp 56266C2A)) (segment (start 176.65 106) (end 176.65 106.89) (width 0.25) (layer F.Cu) (net 34)) (segment (start 176.65 106.89) (end 179.02 109.26) (width 0.25) (layer F.Cu) (net 34) (tstamp 562BADC1)) (segment (start 178.67 108.916) (end 178.543 109.043) (width 0.25) (layer F.Cu) (net 34) (tstamp 56266C3C)) (segment (start 182.65 106) (end 182.65 108.17) (width 0.25) (layer F.Cu) (net 35)) (segment (start 182.65 108.17) (end 181.56 109.26) (width 0.25) (layer F.Cu) (net 35) (tstamp 562BADC4)) (segment (start 181.21 108.916) (end 181.083 109.043) (width 0.25) (layer F.Cu) (net 35) (tstamp 56266C3F)) (segment (start 197.742 102.73) (end 207.568 102.73) (width 0.25) (layer F.Cu) (net 36)) (segment (start 197.742 102.73) (end 196.038 104.434) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADF1)) (segment (start 196.038 104.434) (end 191.466 104.434) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADF2)) (segment (start 191.466 104.434) (end 190.958 104.942) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADF3)) (segment (start 184.1 108.752) (end 185.624 107.228) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADD8)) (segment (start 186.64 107.228) (end 187.91 105.958) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADDB)) (segment (start 185.624 107.228) (end 186.64 107.228) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADD9)) (segment (start 189.942 105.958) (end 187.91 105.958) (width 0.25) (layer F.Cu) (net 36) (tstamp 57246B9A)) (segment (start 190.958 104.942) (end 189.942 105.958) (width 0.25) (layer F.Cu) (net 36)) (segment (start 207.568 102.73) (end 207.642 102.656) (width 0.25) (layer F.Cu) (net 36) (tstamp 57246C64)) (segment (start 184.1 109.26) (end 184.1 108.752) (width 0.25) (layer F.Cu) (net 36)) (segment (start 183.75 108.916) (end 183.623 109.043) (width 0.25) (layer F.Cu) (net 36) (tstamp 56266C42)) (segment (start 207.388 104.942) (end 207.214 104.942) (width 0.25) (layer F.Cu) (net 37)) (segment (start 207.214 104.942) (end 205.944 103.672) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D2)) (segment (start 205.944 103.672) (end 197.943 103.672) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D3)) (segment (start 197.943 103.672) (end 196.419 105.196) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D5)) (segment (start 196.419 105.196) (end 191.72 105.196) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D7)) (segment (start 190.196 106.72) (end 191.72 105.196) (width 0.25) (layer F.Cu) (net 37) (tstamp 562BADEA)) (segment (start 188.418 106.72) (end 190.196 106.72) (width 0.25) (layer F.Cu) (net 37) (tstamp 562BADE8)) (segment (start 188.418 106.72) (end 186.64 108.498) (width 0.25) (layer F.Cu) (net 37) (tstamp 562BADE7)) (segment (start 207.388 104.942) (end 207.642 104.688) (width 0.25) (layer F.Cu) (net 37) (tstamp 57247421)) (segment (start 207.134 105.196) (end 207.642 104.688) (width 0.25) (layer F.Cu) (net 37) (tstamp 57246C61)) (segment (start 186.64 109.26) (end 186.64 108.498) (width 0.25) (layer F.Cu) (net 37)) (segment (start 186.163 109.043) (end 186.476 109.043) (width 0.25) (layer F.Cu) (net 37)) (segment (start 229.82 68.7) (end 228.29 68.7) (width 4) (layer F.Cu) (net 38)) (segment (start 228.29 68.7) (end 226.59 67) (width 4) (layer F.Cu) (net 38) (tstamp 57247667)) (segment (start 229.82 68.7) (end 225.455 68.7) (width 4) (layer B.Cu) (net 38)) (segment (start 225.455 68.7) (end 225.248 68.493) (width 4) (layer B.Cu) (net 38) (tstamp 57247664)) (segment (start 219.99998 65) (end 218 65) (width 1) (layer F.Cu) (net 38)) (segment (start 218 65) (end 216 67) (width 1) (layer F.Cu) (net 38) (tstamp 57246971)) (segment (start 215.00126 65) (end 215.00126 67) (width 1) (layer F.Cu) (net 38)) (segment (start 215.00126 67) (end 216 67) (width 1) (layer F.Cu) (net 38) (tstamp 5724696C)) (segment (start 215.00126 67) (end 216 67) (width 4.5) (layer F.Cu) (net 38)) (segment (start 216 67) (end 219.99998 67) (width 4.5) (layer F.Cu) (net 38) (tstamp 5724696F)) (segment (start 219.99998 67) (end 226.59 67) (width 4.5) (layer F.Cu) (net 38)) (segment (start 226.59 67) (end 228.2 68.61) (width 4.5) (layer F.Cu) (net 38) (tstamp 572468E7)) (segment (start 222.708 68.493) (end 225.041 68.7) (width 1) (layer F.Cu) (net 38)) (segment (start 225.455 68.7) (end 228.2 68.61) (width 1) (layer B.Cu) (net 38) (tstamp 56266F3E)) (segment (start 225.248 68.493) (end 225.455 68.7) (width 1) (layer B.Cu) (net 38) (tstamp 56266F3D)) (via (at 225.248 68.493) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 38)) (segment (start 225.041 68.7) (end 225.248 68.493) (width 1) (layer F.Cu) (net 38) (tstamp 56266F3A)) (segment (start 220.072 68.53) (end 222.628 68.413) (width 1) (layer B.Cu) (net 38)) (segment (start 222.708 68.493) (end 224.74 68.7) (width 1) (layer F.Cu) (net 38) (tstamp 56266F34)) (via (at 222.708 68.493) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 38)) (segment (start 222.628 68.413) (end 222.708 68.493) (width 1) (layer B.Cu) (net 38) (tstamp 56266F31)) (segment (start 224.74 68.7) (end 224.74 68.493) (width 1) (layer F.Cu) (net 38) (tstamp 56266F35)) (segment (start 224.74 68.493) (end 224.74 68.7) (width 1) (layer F.Cu) (net 38) (tstamp 56266F37)) (segment (start 228.2 68.61) (end 224.74 68.7) (width 1) (layer F.Cu) (net 38)) (segment (start 224.74 68.7) (end 220.152 68.61) (width 1) (layer F.Cu) (net 38) (tstamp 56266F38)) (segment (start 220.152 68.61) (end 220.072 68.53) (width 1) (layer F.Cu) (net 38) (tstamp 56266F24)) (via (at 220.072 68.53) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 38)) (segment (start 220.072 68.53) (end 220.152 68.61) (width 1) (layer B.Cu) (net 38) (tstamp 56266F27)) (segment (start 228.2 68.61) (end 220.66 68.61) (width 4) (layer B.Cu) (net 38)) (segment (start 220.66 68.61) (end 220.58 68.53) (width 4) (layer B.Cu) (net 38) (tstamp 56266510)) (zone (net 15) (net_name GNDPWR) (layer F.Cu) (tstamp 562664DA) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 153.4 72.213) (xy 153.4 88.723) (xy 221.85 88.85) (xy 221.85 72.34) ) ) (filled_polygon (pts (xy 197.49256 72.421809) (xy 197.49256 73.88) (xy 197.536838 74.115317) (xy 197.67591 74.331441) (xy 197.88811 74.476431) (xy 198.14 74.52744) (xy 199.84 74.52744) (xy 200.075317 74.483162) (xy 200.291441 74.34409) (xy 200.436431 74.13189) (xy 200.48744 73.88) (xy 200.48744 73.761771) (xy 200.550254 73.855779) (xy 200.999765 74.156133) (xy 201.53 74.261603) (xy 202.060235 74.156133) (xy 202.435 73.905723) (xy 202.435 74.192892) (xy 202.097517 74.697971) (xy 201.935 75.515) (xy 201.935 77.843016) (xy 201.890046 77.910295) (xy 201.836 78.182) (xy 201.890046 78.453705) (xy 201.935 78.520984) (xy 201.935 81.23) (xy 201.935128 81.230645) (xy 201.93476 81.652789) (xy 202.097387 82.046377) (xy 202.097517 82.047029) (xy 202.097883 82.047577) (xy 202.25909 82.437727) (xy 202.559958 82.739121) (xy 202.560327 82.739673) (xy 202.560874 82.740038) (xy 202.859114 83.0388) (xy 203.25242 83.202115) (xy 203.252971 83.202483) (xy 203.253616 83.202611) (xy 203.643485 83.364499) (xy 204.069349 83.364871) (xy 204.07 83.365) (xy 204.070645 83.364872) (xy 204.492789 83.36524) (xy 204.886377 83.202613) (xy 204.887029 83.202483) (xy 204.887577 83.202117) (xy 205.277727 83.04091) (xy 205.579121 82.740042) (xy 205.579673 82.739673) (xy 205.580038 82.739126) (xy 205.8788 82.440886) (xy 206.042115 82.04758) (xy 206.042483 82.047029) (xy 206.042611 82.046384) (xy 206.204499 81.656515) (xy 206.204871 81.230651) (xy 206.205 81.23) (xy 206.205 81.082289) (xy 206.20524 80.807211) (xy 206.205 80.80663) (xy 206.205 75.515) (xy 206.042483 74.697971) (xy 205.705 74.192892) (xy 205.705 73.905723) (xy 206.079765 74.156133) (xy 206.61 74.261603) (xy 207.140235 74.156133) (xy 207.185706 74.12575) (xy 208.35 74.12575) (xy 208.35 74.466309) (xy 208.446673 74.699698) (xy 208.625301 74.878327) (xy 208.85869 74.975) (xy 209.49925 74.975) (xy 209.658 74.81625) (xy 209.658 73.967) (xy 209.912 73.967) (xy 209.912 74.81625) (xy 210.07075 74.975) (xy 210.71131 74.975) (xy 210.944699 74.878327) (xy 211.123327 74.699698) (xy 211.22 74.466309) (xy 211.22 74.12575) (xy 211.06125 73.967) (xy 209.912 73.967) (xy 209.658 73.967) (xy 208.50875 73.967) (xy 208.35 74.12575) (xy 207.185706 74.12575) (xy 207.589746 73.855779) (xy 207.8901 73.406268) (xy 207.928405 73.213691) (xy 208.35 73.213691) (xy 208.35 73.55425) (xy 208.50875 73.713) (xy 209.658 73.713) (xy 209.658 72.86375) (xy 209.912 72.86375) (xy 209.912 73.713) (xy 211.06125 73.713) (xy 211.22 73.55425) (xy 211.22 73.213691) (xy 211.123327 72.980302) (xy 210.944699 72.801673) (xy 210.71131 72.705) (xy 210.07075 72.705) (xy 209.912 72.86375) (xy 209.658 72.86375) (xy 209.49925 72.705) (xy 208.85869 72.705) (xy 208.625301 72.801673) (xy 208.446673 72.980302) (xy 208.35 73.213691) (xy 207.928405 73.213691) (xy 207.99557 72.876033) (xy 207.99557 72.441296) (xy 211.57443 72.447936) (xy 211.57443 72.876033) (xy 211.6799 73.406268) (xy 211.980254 73.855779) (xy 212.075 73.919086) (xy 212.075 77.324995) (xy 212.074999 77.325) (xy 212.126232 77.58256) (xy 212.142367 77.663675) (xy 212.210678 77.76591) (xy 212.33421 77.95079) (xy 213.36756 78.984139) (xy 213.36756 80.23) (xy 213.411838 80.465317) (xy 213.55091 80.681441) (xy 213.76311 80.826431) (xy 214.015 80.87744) (xy 215.715 80.87744) (xy 215.950317 80.833162) (xy 215.96374 80.824525) (xy 215.96374 81.632931) (xy 215.715 81.58256) (xy 214.015 81.58256) (xy 213.779683 81.626838) (xy 213.563559 81.76591) (xy 213.418569 81.97811) (xy 213.36756 82.23) (xy 213.36756 83.47586) (xy 212.96921 83.87421) (xy 212.777367 84.161325) (xy 212.777367 84.161326) (xy 212.709999 84.5) (xy 212.71 84.500005) (xy 212.71 87.348421) (xy 211.68079 86.31921) (xy 211.393675 86.127367) (xy 211.337484 86.11619) (xy 211.055 86.059999) (xy 211.054995 86.06) (xy 204.726579 86.06) (xy 199.875 81.20842) (xy 199.875 78.520854) (xy 200.075317 78.483162) (xy 200.291441 78.34409) (xy 200.436431 78.13189) (xy 200.48744 77.88) (xy 200.48744 75.88) (xy 200.443162 75.644683) (xy 200.30409 75.428559) (xy 200.09189 75.283569) (xy 199.84 75.23256) (xy 198.14 75.23256) (xy 197.904683 75.276838) (xy 197.688559 75.41591) (xy 197.543569 75.62811) (xy 197.49256 75.88) (xy 197.49256 77.88) (xy 197.536838 78.115317) (xy 197.67591 78.331441) (xy 197.88811 78.476431) (xy 198.105 78.520352) (xy 198.105 81.574995) (xy 198.104999 81.575) (xy 198.160853 81.85579) (xy 198.172367 81.913675) (xy 198.306887 82.115) (xy 198.36421 82.20079) (xy 203.734208 87.570787) (xy 203.73421 87.57079) (xy 204.021325 87.762633) (xy 204.077516 87.77381) (xy 204.36 87.830001) (xy 204.360005 87.83) (xy 210.68842 87.83) (xy 210.98097 88.12255) (xy 207.07101 88.12255) (xy 206.835693 88.166828) (xy 206.619569 88.3059) (xy 206.474579 88.5181) (xy 206.438876 88.694406) (xy 194.87374 88.672949) (xy 194.87374 77.49874) (xy 194.806373 77.160065) (xy 194.61453 76.87295) (xy 194.614527 76.872948) (xy 193.525 75.78342) (xy 193.525 73.919086) (xy 193.619746 73.855779) (xy 193.9201 73.406268) (xy 194.02557 72.876033) (xy 194.02557 72.415376) ) ) (filled_polygon (pts (xy 174.63256 72.379395) (xy 174.63256 73.88) (xy 174.676838 74.115317) (xy 174.81591 74.331441) (xy 175.02811 74.476431) (xy 175.28 74.52744) (xy 176.98 74.52744) (xy 177.215317 74.483162) (xy 177.431441 74.34409) (xy 177.576431 74.13189) (xy 177.62744 73.88) (xy 177.62744 73.761771) (xy 177.690254 73.855779) (xy 178.139765 74.156133) (xy 178.67 74.261603) (xy 179.200235 74.156133) (xy 179.575 73.905723) (xy 179.575 74.192892) (xy 179.237517 74.697971) (xy 179.075 75.515) (xy 179.075 77.843016) (xy 179.030046 77.910295) (xy 178.976 78.182) (xy 179.030046 78.453705) (xy 179.075 78.520984) (xy 179.075 81.23) (xy 179.075128 81.230645) (xy 179.07476 81.652789) (xy 179.237387 82.046377) (xy 179.237517 82.047029) (xy 179.237883 82.047577) (xy 179.39909 82.437727) (xy 179.699958 82.739121) (xy 179.700327 82.739673) (xy 179.700874 82.740038) (xy 179.999114 83.0388) (xy 180.39242 83.202115) (xy 180.392971 83.202483) (xy 180.393616 83.202611) (xy 180.783485 83.364499) (xy 181.209349 83.364871) (xy 181.21 83.365) (xy 181.210645 83.364872) (xy 181.632789 83.36524) (xy 182.026377 83.202613) (xy 182.027029 83.202483) (xy 182.027577 83.202117) (xy 182.417727 83.04091) (xy 182.719121 82.740042) (xy 182.719673 82.739673) (xy 182.720038 82.739126) (xy 183.0188 82.440886) (xy 183.182115 82.04758) (xy 183.182483 82.047029) (xy 183.182611 82.046384) (xy 183.344499 81.656515) (xy 183.344871 81.230651) (xy 183.345 81.23) (xy 183.345 81.082289) (xy 183.34524 80.807211) (xy 183.345 80.80663) (xy 183.345 75.515) (xy 183.182483 74.697971) (xy 182.845 74.192892) (xy 182.845 73.905723) (xy 183.219765 74.156133) (xy 183.75 74.261603) (xy 184.280235 74.156133) (xy 184.325706 74.12575) (xy 185.49 74.12575) (xy 185.49 74.466309) (xy 185.586673 74.699698) (xy 185.765301 74.878327) (xy 185.99869 74.975) (xy 186.63925 74.975) (xy 186.798 74.81625) (xy 186.798 73.967) (xy 187.052 73.967) (xy 187.052 74.81625) (xy 187.21075 74.975) (xy 187.85131 74.975) (xy 188.084699 74.878327) (xy 188.263327 74.699698) (xy 188.36 74.466309) (xy 188.36 74.12575) (xy 188.20125 73.967) (xy 187.052 73.967) (xy 186.798 73.967) (xy 185.64875 73.967) (xy 185.49 74.12575) (xy 184.325706 74.12575) (xy 184.729746 73.855779) (xy 185.0301 73.406268) (xy 185.068405 73.213691) (xy 185.49 73.213691) (xy 185.49 73.55425) (xy 185.64875 73.713) (xy 186.798 73.713) (xy 186.798 72.86375) (xy 187.052 72.86375) (xy 187.052 73.713) (xy 188.20125 73.713) (xy 188.36 73.55425) (xy 188.36 73.213691) (xy 188.263327 72.980302) (xy 188.084699 72.801673) (xy 187.85131 72.705) (xy 187.21075 72.705) (xy 187.052 72.86375) (xy 186.798 72.86375) (xy 186.63925 72.705) (xy 185.99869 72.705) (xy 185.765301 72.801673) (xy 185.586673 72.980302) (xy 185.49 73.213691) (xy 185.068405 73.213691) (xy 185.13557 72.876033) (xy 185.13557 72.398882) (xy 188.71443 72.405522) (xy 188.71443 72.876033) (xy 188.8199 73.406268) (xy 189.120254 73.855779) (xy 189.215 73.919086) (xy 189.215 77.324995) (xy 189.214999 77.325) (xy 189.266232 77.58256) (xy 189.282367 77.663675) (xy 189.350678 77.76591) (xy 189.47421 77.95079) (xy 190.50756 78.984139) (xy 190.50756 80.23) (xy 190.551838 80.465317) (xy 190.69091 80.681441) (xy 190.90311 80.826431) (xy 191.155 80.87744) (xy 192.855 80.87744) (xy 193.090317 80.833162) (xy 193.10374 80.824525) (xy 193.10374 81.632931) (xy 192.855 81.58256) (xy 191.155 81.58256) (xy 190.919683 81.626838) (xy 190.703559 81.76591) (xy 190.558569 81.97811) (xy 190.50756 82.23) (xy 190.50756 83.47586) (xy 190.10921 83.87421) (xy 189.917367 84.161325) (xy 189.917367 84.161326) (xy 189.849999 84.5) (xy 189.85 84.500005) (xy 189.85 87.983421) (xy 188.82079 86.95421) (xy 188.807006 86.945) (xy 188.533675 86.762367) (xy 188.477484 86.75119) (xy 188.195 86.694999) (xy 188.194995 86.695) (xy 182.211579 86.695) (xy 177.015 81.49842) (xy 177.015 78.520854) (xy 177.215317 78.483162) (xy 177.431441 78.34409) (xy 177.576431 78.13189) (xy 177.62744 77.88) (xy 177.62744 75.88) (xy 177.583162 75.644683) (xy 177.44409 75.428559) (xy 177.23189 75.283569) (xy 176.98 75.23256) (xy 175.28 75.23256) (xy 175.044683 75.276838) (xy 174.828559 75.41591) (xy 174.683569 75.62811) (xy 174.63256 75.88) (xy 174.63256 77.88) (xy 174.676838 78.115317) (xy 174.81591 78.331441) (xy 175.02811 78.476431) (xy 175.245 78.520352) (xy 175.245 81.864995) (xy 175.244999 81.865) (xy 175.281208 82.047029) (xy 175.312367 82.203675) (xy 175.483637 82.46) (xy 175.50421 82.49079) (xy 181.219208 88.205787) (xy 181.21921 88.20579) (xy 181.246778 88.22421) (xy 181.506326 88.397634) (xy 181.845 88.465001) (xy 181.845005 88.465) (xy 187.82842 88.465) (xy 188.023659 88.660239) (xy 172.01374 88.630535) (xy 172.01374 76.86374) (xy 171.946373 76.525065) (xy 171.75453 76.23795) (xy 171.754527 76.237948) (xy 170.665 75.14842) (xy 170.665 73.919086) (xy 170.759746 73.855779) (xy 171.0601 73.406268) (xy 171.16557 72.876033) (xy 171.16557 72.372962) ) ) (filled_polygon (pts (xy 165.85443 72.363108) (xy 165.85443 72.876033) (xy 165.9599 73.406268) (xy 166.260254 73.855779) (xy 166.355 73.919086) (xy 166.355 77.324995) (xy 166.354999 77.325) (xy 166.406232 77.58256) (xy 166.422367 77.663675) (xy 166.490678 77.76591) (xy 166.61421 77.95079) (xy 167.64756 78.984139) (xy 167.64756 80.23) (xy 167.691838 80.465317) (xy 167.83091 80.681441) (xy 168.04311 80.826431) (xy 168.295 80.87744) (xy 169.995 80.87744) (xy 170.230317 80.833162) (xy 170.24374 80.824525) (xy 170.24374 81.632931) (xy 169.995 81.58256) (xy 168.295 81.58256) (xy 168.059683 81.626838) (xy 167.843559 81.76591) (xy 167.698569 81.97811) (xy 167.64756 82.23) (xy 167.64756 83.47586) (xy 167.24921 83.87421) (xy 167.057367 84.161325) (xy 167.057367 84.161326) (xy 166.989999 84.5) (xy 166.99 84.500005) (xy 166.99 87.983421) (xy 165.96079 86.95421) (xy 165.947006 86.945) (xy 165.673675 86.762367) (xy 165.617484 86.75119) (xy 165.335 86.694999) (xy 165.334995 86.695) (xy 159.986579 86.695) (xy 154.155 80.86342) (xy 154.155 78.520854) (xy 154.355317 78.483162) (xy 154.571441 78.34409) (xy 154.716431 78.13189) (xy 154.76744 77.88) (xy 154.76744 75.88) (xy 154.723162 75.644683) (xy 154.58409 75.428559) (xy 154.37189 75.283569) (xy 154.12 75.23256) (xy 153.527 75.23256) (xy 153.527 74.52744) (xy 154.12 74.52744) (xy 154.355317 74.483162) (xy 154.571441 74.34409) (xy 154.716431 74.13189) (xy 154.76744 73.88) (xy 154.76744 73.761771) (xy 154.830254 73.855779) (xy 155.279765 74.156133) (xy 155.81 74.261603) (xy 156.340235 74.156133) (xy 156.715 73.905723) (xy 156.715 74.192892) (xy 156.377517 74.697971) (xy 156.215 75.515) (xy 156.215 77.843016) (xy 156.170046 77.910295) (xy 156.116 78.182) (xy 156.170046 78.453705) (xy 156.215 78.520984) (xy 156.215 81.23) (xy 156.215128 81.230645) (xy 156.21476 81.652789) (xy 156.377387 82.046377) (xy 156.377517 82.047029) (xy 156.377883 82.047577) (xy 156.53909 82.437727) (xy 156.839958 82.739121) (xy 156.840327 82.739673) (xy 156.840874 82.740038) (xy 157.139114 83.0388) (xy 157.53242 83.202115) (xy 157.532971 83.202483) (xy 157.533616 83.202611) (xy 157.923485 83.364499) (xy 158.349349 83.364871) (xy 158.35 83.365) (xy 158.350645 83.364872) (xy 158.772789 83.36524) (xy 159.166377 83.202613) (xy 159.167029 83.202483) (xy 159.167577 83.202117) (xy 159.557727 83.04091) (xy 159.859121 82.740042) (xy 159.859673 82.739673) (xy 159.860038 82.739126) (xy 160.1588 82.440886) (xy 160.322115 82.04758) (xy 160.322483 82.047029) (xy 160.322611 82.046384) (xy 160.484499 81.656515) (xy 160.484871 81.230651) (xy 160.485 81.23) (xy 160.485 81.082289) (xy 160.48524 80.807211) (xy 160.485 80.80663) (xy 160.485 75.515) (xy 160.322483 74.697971) (xy 159.985 74.192892) (xy 159.985 73.905723) (xy 160.359765 74.156133) (xy 160.89 74.261603) (xy 161.420235 74.156133) (xy 161.465706 74.12575) (xy 162.63 74.12575) (xy 162.63 74.466309) (xy 162.726673 74.699698) (xy 162.905301 74.878327) (xy 163.13869 74.975) (xy 163.77925 74.975) (xy 163.938 74.81625) (xy 163.938 73.967) (xy 164.192 73.967) (xy 164.192 74.81625) (xy 164.35075 74.975) (xy 164.99131 74.975) (xy 165.224699 74.878327) (xy 165.403327 74.699698) (xy 165.5 74.466309) (xy 165.5 74.12575) (xy 165.34125 73.967) (xy 164.192 73.967) (xy 163.938 73.967) (xy 162.78875 73.967) (xy 162.63 74.12575) (xy 161.465706 74.12575) (xy 161.869746 73.855779) (xy 162.1701 73.406268) (xy 162.208405 73.213691) (xy 162.63 73.213691) (xy 162.63 73.55425) (xy 162.78875 73.713) (xy 163.938 73.713) (xy 163.938 72.86375) (xy 164.192 72.86375) (xy 164.192 73.713) (xy 165.34125 73.713) (xy 165.5 73.55425) (xy 165.5 73.213691) (xy 165.403327 72.980302) (xy 165.224699 72.801673) (xy 164.99131 72.705) (xy 164.35075 72.705) (xy 164.192 72.86375) (xy 163.938 72.86375) (xy 163.77925 72.705) (xy 163.13869 72.705) (xy 162.905301 72.801673) (xy 162.726673 72.980302) (xy 162.63 73.213691) (xy 162.208405 73.213691) (xy 162.27557 72.876033) (xy 162.27557 72.356468) ) ) ) (zone (net 15) (net_name GNDPWR) (layer B.Cu) (tstamp 562664DB) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 153.15 72.34) (xy 153.15 88.85) (xy 224.39 88.85) (xy 224.39 72.34) ) ) (filled_polygon (pts (xy 154.42443 72.876033) (xy 154.5299 73.406268) (xy 154.830254 73.855779) (xy 155.279765 74.156133) (xy 155.81 74.261603) (xy 156.340235 74.156133) (xy 156.789746 73.855779) (xy 157.08 73.421384) (xy 157.370254 73.855779) (xy 157.819765 74.156133) (xy 158.35 74.261603) (xy 158.880235 74.156133) (xy 159.329746 73.855779) (xy 159.62 73.421384) (xy 159.910254 73.855779) (xy 160.359765 74.156133) (xy 160.89 74.261603) (xy 161.420235 74.156133) (xy 161.869746 73.855779) (xy 162.1701 73.406268) (xy 162.197204 73.270006) (xy 162.400543 72.965687) (xy 162.499738 72.467) (xy 165.85443 72.467) (xy 165.85443 72.876033) (xy 165.9599 73.406268) (xy 166.260254 73.855779) (xy 166.709765 74.156133) (xy 167.24 74.261603) (xy 167.770235 74.156133) (xy 168.219746 73.855779) (xy 168.51 73.421384) (xy 168.800254 73.855779) (xy 169.249765 74.156133) (xy 169.78 74.261603) (xy 170.310235 74.156133) (xy 170.759746 73.855779) (xy 171.0601 73.406268) (xy 171.087204 73.270006) (xy 171.290543 72.965687) (xy 171.389738 72.467) (xy 177.28443 72.467) (xy 177.28443 72.876033) (xy 177.3899 73.406268) (xy 177.690254 73.855779) (xy 178.139765 74.156133) (xy 178.67 74.261603) (xy 179.200235 74.156133) (xy 179.649746 73.855779) (xy 179.94 73.421384) (xy 180.230254 73.855779) (xy 180.679765 74.156133) (xy 181.21 74.261603) (xy 181.740235 74.156133) (xy 182.189746 73.855779) (xy 182.48 73.421384) (xy 182.770254 73.855779) (xy 183.219765 74.156133) (xy 183.75 74.261603) (xy 184.280235 74.156133) (xy 184.729746 73.855779) (xy 185.0301 73.406268) (xy 185.057204 73.270006) (xy 185.260543 72.965687) (xy 185.359738 72.467) (xy 188.71443 72.467) (xy 188.71443 72.876033) (xy 188.8199 73.406268) (xy 189.120254 73.855779) (xy 189.569765 74.156133) (xy 190.1 74.261603) (xy 190.630235 74.156133) (xy 191.079746 73.855779) (xy 191.37 73.421384) (xy 191.660254 73.855779) (xy 192.109765 74.156133) (xy 192.64 74.261603) (xy 193.170235 74.156133) (xy 193.619746 73.855779) (xy 193.9201 73.406268) (xy 193.947204 73.270006) (xy 194.150543 72.965687) (xy 194.249738 72.467) (xy 200.14443 72.467) (xy 200.14443 72.876033) (xy 200.2499 73.406268) (xy 200.550254 73.855779) (xy 200.999765 74.156133) (xy 201.53 74.261603) (xy 202.060235 74.156133) (xy 202.509746 73.855779) (xy 202.8 73.421384) (xy 203.090254 73.855779) (xy 203.539765 74.156133) (xy 204.07 74.261603) (xy 204.600235 74.156133) (xy 205.049746 73.855779) (xy 205.34 73.421384) (xy 205.630254 73.855779) (xy 206.079765 74.156133) (xy 206.61 74.261603) (xy 207.140235 74.156133) (xy 207.589746 73.855779) (xy 207.8901 73.406268) (xy 207.917204 73.270006) (xy 208.120543 72.965687) (xy 208.219738 72.467) (xy 211.57443 72.467) (xy 211.57443 72.876033) (xy 211.6799 73.406268) (xy 211.980254 73.855779) (xy 212.429765 74.156133) (xy 212.96 74.261603) (xy 213.490235 74.156133) (xy 213.939746 73.855779) (xy 214.23 73.421384) (xy 214.520254 73.855779) (xy 214.969765 74.156133) (xy 215.5 74.261603) (xy 216.030235 74.156133) (xy 216.479746 73.855779) (xy 216.7801 73.406268) (xy 216.807204 73.270006) (xy 217.010543 72.965687) (xy 217.109738 72.467) (xy 220.313242 72.467) (xy 220.288569 72.50311) (xy 220.23756 72.755) (xy 220.23756 72.81679) (xy 220.050577 73.096629) (xy 219.850001 74.105) (xy 220.050577 75.113371) (xy 220.23756 75.39321) (xy 220.23756 75.455) (xy 220.281838 75.690317) (xy 220.42091 75.906441) (xy 220.63311 76.051431) (xy 220.795521 76.08432) (xy 221.476629 76.539423) (xy 222.485 76.739999) (xy 223.493371 76.539423) (xy 223.934005 76.245) (xy 224.263 76.245) (xy 224.263 88.723) (xy 153.277 88.723) (xy 153.277 81.652789) (xy 156.21476 81.652789) (xy 156.53909 82.437727) (xy 157.139114 83.0388) (xy 157.923485 83.364499) (xy 158.772789 83.36524) (xy 159.557727 83.04091) (xy 160.1588 82.440886) (xy 160.484499 81.656515) (xy 160.484502 81.652789) (xy 179.07476 81.652789) (xy 179.39909 82.437727) (xy 179.999114 83.0388) (xy 180.783485 83.364499) (xy 181.632789 83.36524) (xy 182.417727 83.04091) (xy 183.0188 82.440886) (xy 183.344499 81.656515) (xy 183.344502 81.652789) (xy 201.93476 81.652789) (xy 202.25909 82.437727) (xy 202.859114 83.0388) (xy 203.643485 83.364499) (xy 204.492789 83.36524) (xy 205.277727 83.04091) (xy 205.8788 82.440886) (xy 206.204499 81.656515) (xy 206.20524 80.807211) (xy 205.88091 80.022273) (xy 205.280886 79.4212) (xy 204.496515 79.095501) (xy 203.647211 79.09476) (xy 202.862273 79.41909) (xy 202.2612 80.019114) (xy 201.935501 80.803485) (xy 201.93476 81.652789) (xy 183.344502 81.652789) (xy 183.34524 80.807211) (xy 183.02091 80.022273) (xy 182.420886 79.4212) (xy 181.636515 79.095501) (xy 180.787211 79.09476) (xy 180.002273 79.41909) (xy 179.4012 80.019114) (xy 179.075501 80.803485) (xy 179.07476 81.652789) (xy 160.484502 81.652789) (xy 160.48524 80.807211) (xy 160.16091 80.022273) (xy 159.560886 79.4212) (xy 158.776515 79.095501) (xy 157.927211 79.09476) (xy 157.142273 79.41909) (xy 156.5412 80.019114) (xy 156.215501 80.803485) (xy 156.21476 81.652789) (xy 153.277 81.652789) (xy 153.277 72.467) (xy 154.42443 72.467) ) ) ) (zone (net 1) (net_name GND) (layer F.Cu) (tstamp 56266D8A) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 146.031 89.612) (xy 146.031 110.44) (xy 243.186 110.313) (xy 243.186 72.34) (xy 227.819 72.34) (xy 227.819 89.485) ) ) (filled_polygon (pts (xy 160.70357 92.10501) (xy 160.747848 92.340327) (xy 160.88692 92.556451) (xy 161.09912 92.701441) (xy 161.35101 92.75245) (xy 163.06587 92.75245) (xy 163.15656 92.84314) (xy 161.89457 92.84314) (xy 161.659253 92.887418) (xy 161.443129 93.02649) (xy 161.298139 93.23869) (xy 161.24713 93.49058) (xy 161.24713 96.58569) (xy 160.94267 96.459267) (xy 160.332009 96.458735) (xy 159.767629 96.691932) (xy 159.627 96.832315) (xy 159.627 96.710998) (xy 159.468252 96.710998) (xy 159.627 96.55225) (xy 159.627 96.211691) (xy 159.530327 95.978302) (xy 159.351699 95.799673) (xy 159.11831 95.703) (xy 158.47775 95.703) (xy 158.319 95.86175) (xy 158.319 96.711) (xy 158.339 96.711) (xy 158.339 96.965) (xy 158.319 96.965) (xy 158.319 97.81425) (xy 158.47775 97.973) (xy 159.101018 97.973) (xy 159.100735 98.297991) (xy 159.299803 98.779773) (xy 159.24389 98.741569) (xy 158.992 98.69056) (xy 157.392 98.69056) (xy 157.156683 98.734838) (xy 156.940559 98.87391) (xy 156.795569 99.08611) (xy 156.74456 99.338) (xy 156.74456 100.338) (xy 156.788838 100.573317) (xy 156.92791 100.789441) (xy 157.14011 100.934431) (xy 157.392 100.98544) (xy 158.490308 100.98544) (xy 158.546794 101.041926) (xy 158.915014 101.287963) (xy 159.34936 101.37436) (xy 161.24713 101.37436) (xy 161.24713 101.98942) (xy 161.291408 102.224737) (xy 161.43048 102.440861) (xy 161.64268 102.585851) (xy 161.89457 102.63686) (xy 163.69543 102.63686) (xy 163.930747 102.592582) (xy 164.146871 102.45351) (xy 164.291861 102.24131) (xy 164.34287 101.98942) (xy 164.34287 101.12436) (xy 165.085 101.12436) (xy 165.085 101.549995) (xy 165.084999 101.55) (xy 165.132582 101.78921) (xy 165.152367 101.888675) (xy 165.23048 102.00558) (xy 165.22756 102.02) (xy 165.22756 103.62) (xy 165.271838 103.855317) (xy 165.41091 104.071441) (xy 165.62311 104.216431) (xy 165.875 104.26744) (xy 166.576 104.26744) (xy 166.576 104.986) (xy 166.633852 105.276839) (xy 166.70256 105.379668) (xy 166.70256 106.4) (xy 166.746838 106.635317) (xy 166.88591 106.851441) (xy 167.09811 106.996431) (xy 167.111197 106.999081) (xy 166.898559 107.13591) (xy 166.753569 107.34811) (xy 166.70256 107.6) (xy 166.70256 109.1) (xy 166.746838 109.335317) (xy 166.88591 109.551441) (xy 167.09811 109.696431) (xy 167.321066 109.741581) (xy 167.462599 109.953401) (xy 167.79375 110.284552) (xy 163.626006 110.29) (xy 146.71 110.29) (xy 146.71 108.422815) (xy 161.86463 108.422815) (xy 162.18898 109.2078) (xy 162.789041 109.808909) (xy 163.573459 110.134628) (xy 164.422815 110.13537) (xy 165.2078 109.81102) (xy 165.808909 109.210959) (xy 166.134628 108.426541) (xy 166.13537 107.577185) (xy 165.81102 106.7922) (xy 165.210959 106.191091) (xy 164.426541 105.865372) (xy 163.577185 105.86463) (xy 162.7922 106.18898) (xy 162.191091 106.789041) (xy 161.865372 107.573459) (xy 161.86463 108.422815) (xy 146.71 108.422815) (xy 146.71 97.12375) (xy 156.757 97.12375) (xy 156.757 97.464309) (xy 156.853673 97.697698) (xy 157.032301 97.876327) (xy 157.26569 97.973) (xy 157.90625 97.973) (xy 158.065 97.81425) (xy 158.065 96.965) (xy 156.91575 96.965) (xy 156.757 97.12375) (xy 146.71 97.12375) (xy 146.71 96.211691) (xy 156.757 96.211691) (xy 156.757 96.55225) (xy 156.91575 96.711) (xy 158.065 96.711) (xy 158.065 95.86175) (xy 157.90625 95.703) (xy 157.26569 95.703) (xy 157.032301 95.799673) (xy 156.853673 95.978302) (xy 156.757 96.211691) (xy 146.71 96.211691) (xy 146.71 93.422815) (xy 146.86463 93.422815) (xy 147.18898 94.2078) (xy 147.789041 94.808909) (xy 148.573459 95.134628) (xy 149.422815 95.13537) (xy 150.2078 94.81102) (xy 150.808909 94.210959) (xy 151.134628 93.426541) (xy 151.13537 92.577185) (xy 150.81102 91.7922) (xy 150.210959 91.191091) (xy 149.426541 90.865372) (xy 148.577185 90.86463) (xy 147.7922 91.18898) (xy 147.191091 91.789041) (xy 146.865372 92.573459) (xy 146.86463 93.422815) (xy 146.71 93.422815) (xy 146.71 89.737946) (xy 160.70357 89.716217) ) ) (filled_polygon (pts (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 195.3014 109.444745) (xy 195.415474 110.018234) (xy 195.569162 110.248244) (xy 192.942838 110.251677) (xy 193.011954 110.17432) (xy 193.205184 109.621913) (xy 193.060924 109.387) (xy 191.847 109.387) (xy 191.847 109.407) (xy 191.593 109.407) (xy 191.593 109.387) (xy 191.573 109.387) (xy 191.573 109.133) (xy 191.593 109.133) (xy 191.593 109.113) (xy 191.847 109.113) (xy 191.847 109.133) (xy 193.060924 109.133) (xy 193.205184 108.898087) (xy 193.011954 108.34568) (xy 192.622036 107.909268) (xy 192.501074 107.851) (xy 195.986649 107.851) ) ) (filled_polygon (pts (xy 243.059 92.392356) (xy 242.81102 91.7922) (xy 242.210959 91.191091) (xy 241.426541 90.865372) (xy 240.577185 90.86463) (xy 239.7922 91.18898) (xy 239.191091 91.789041) (xy 238.865372 92.573459) (xy 238.86463 93.422815) (xy 239.18898 94.2078) (xy 239.789041 94.808909) (xy 240.573459 95.134628) (xy 241.422815 95.13537) (xy 242.2078 94.81102) (xy 242.808909 94.210959) (xy 243.059 93.608673) (xy 243.059 110.186166) (xy 241.509904 110.188191) (xy 241.587837 110.110258) (xy 241.68451 109.876869) (xy 241.68451 104.28575) (xy 241.52576 104.127) (xy 236.6769 104.127) (xy 236.6769 104.147) (xy 236.4229 104.147) (xy 236.4229 104.127) (xy 231.57404 104.127) (xy 231.41529 104.28575) (xy 231.41529 109.876869) (xy 231.511963 110.110258) (xy 231.602846 110.201141) (xy 205.9186 110.234716) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.547 109.407) (xy 204.293 109.407) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 107.76775) (xy 204.547 107.76775) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.422815) (xy 211.86463 108.422815) (xy 212.18898 109.2078) (xy 212.789041 109.808909) (xy 213.573459 110.134628) (xy 214.422815 110.13537) (xy 215.2078 109.81102) (xy 215.808909 109.210959) (xy 216.033638 108.66975) (xy 220.542 108.66975) (xy 220.542 109.010309) (xy 220.638673 109.243698) (xy 220.817301 109.422327) (xy 221.05069 109.519) (xy 221.69125 109.519) (xy 221.85 109.36025) (xy 221.85 108.511) (xy 222.104 108.511) (xy 222.104 109.36025) (xy 222.26275 109.519) (xy 222.90331 109.519) (xy 223.136699 109.422327) (xy 223.315327 109.243698) (xy 223.412 109.010309) (xy 223.412 108.66975) (xy 223.25325 108.511) (xy 222.104 108.511) (xy 221.85 108.511) (xy 220.70075 108.511) (xy 220.542 108.66975) (xy 216.033638 108.66975) (xy 216.134628 108.426541) (xy 216.13537 107.577185) (xy 215.81102 106.7922) (xy 215.210959 106.191091) (xy 214.426541 105.865372) (xy 213.577185 105.86463) (xy 212.7922 106.18898) (xy 212.191091 106.789041) (xy 211.865372 107.573459) (xy 211.86463 108.422815) (xy 205.9186 108.422815) (xy 205.9186 108.117691) (xy 205.821927 107.884302) (xy 205.643299 107.705673) (xy 205.40991 107.609) (xy 204.70575 107.609) (xy 204.547 107.76775) (xy 204.293 107.76775) (xy 204.13425 107.609) (xy 203.43009 107.609) (xy 203.196701 107.705673) (xy 203.018073 107.884302) (xy 202.9545 108.03778) (xy 202.93967 108.015585) (xy 202.905043 107.992448) (xy 203.307551 107.590643) (xy 203.541733 107.02667) (xy 203.542265 106.416009) (xy 203.309068 105.851629) (xy 202.877643 105.419449) (xy 202.31367 105.185267) (xy 202.277025 105.185235) (xy 201.753 105.081) (xy 197.608802 105.081) (xy 198.257802 104.432) (xy 205.629198 104.432) (xy 206.24456 105.047362) (xy 206.24456 105.338) (xy 206.288838 105.573317) (xy 206.42791 105.789441) (xy 206.64011 105.934431) (xy 206.892 105.98544) (xy 208.392 105.98544) (xy 208.627317 105.941162) (xy 208.843441 105.80209) (xy 208.988431 105.58989) (xy 208.991081 105.576803) (xy 209.12791 105.789441) (xy 209.34011 105.934431) (xy 209.592 105.98544) (xy 211.092 105.98544) (xy 211.327317 105.941162) (xy 211.543441 105.80209) (xy 211.688431 105.58989) (xy 211.717164 105.448) (xy 214.072 105.448) (xy 214.362839 105.390148) (xy 214.609401 105.225401) (xy 215.244401 104.590401) (xy 215.409148 104.343839) (xy 215.467 104.053) (xy 215.467 103.59725) (xy 215.603 103.46125) (xy 215.603 102.312) (xy 215.857 102.312) (xy 215.857 103.46125) (xy 216.01575 103.62) (xy 216.356309 103.62) (xy 216.589698 103.523327) (xy 216.768327 103.344699) (xy 216.865 103.11131) (xy 216.865 102.47075) (xy 216.70625 102.312) (xy 215.857 102.312) (xy 215.603 102.312) (xy 215.583 102.312) (xy 215.583 102.058) (xy 215.603 102.058) (xy 215.603 100.90875) (xy 215.857 100.90875) (xy 215.857 102.058) (xy 216.70625 102.058) (xy 216.865 101.89925) (xy 216.865 101.25869) (xy 216.768327 101.025301) (xy 216.589698 100.846673) (xy 216.356309 100.75) (xy 216.01575 100.75) (xy 215.857 100.90875) (xy 215.603 100.90875) (xy 215.467 100.77275) (xy 215.467 100.505253) (xy 215.49098 100.489822) (xy 215.70869 100.58) (xy 215.84925 100.58) (xy 216.008 100.42125) (xy 216.008 99.297) (xy 216.262 99.297) (xy 216.262 100.42125) (xy 216.42075 100.58) (xy 216.56131 100.58) (xy 216.794699 100.483327) (xy 216.973327 100.304698) (xy 217.07 100.071309) (xy 217.07 99.45575) (xy 216.91125 99.297) (xy 216.262 99.297) (xy 216.008 99.297) (xy 215.988 99.297) (xy 215.988 99.043) (xy 216.008 99.043) (xy 216.008 97.91875) (xy 216.262 97.91875) (xy 216.262 99.043) (xy 216.91125 99.043) (xy 217.07 98.88425) (xy 217.07 98.268691) (xy 216.973327 98.035302) (xy 216.794699 97.856673) (xy 216.56131 97.76) (xy 216.42075 97.76) (xy 216.262 97.91875) (xy 216.008 97.91875) (xy 215.84925 97.76) (xy 215.70869 97.76) (xy 215.491878 97.849806) (xy 215.41689 97.798569) (xy 215.165 97.74756) (xy 214.565 97.74756) (xy 214.329683 97.791838) (xy 214.230472 97.855678) (xy 214.14689 97.798569) (xy 213.895 97.74756) (xy 213.295 97.74756) (xy 213.059683 97.791838) (xy 212.960472 97.855678) (xy 212.87689 97.798569) (xy 212.625 97.74756) (xy 212.025 97.74756) (xy 211.789683 97.791838) (xy 211.573559 97.93091) (xy 211.428569 98.14311) (xy 211.37756 98.395) (xy 211.37756 98.71936) (xy 210.69787 98.71936) (xy 210.69787 97.8543) (xy 210.653592 97.618983) (xy 210.51452 97.402859) (xy 210.30232 97.257869) (xy 210.05043 97.20686) (xy 208.24957 97.20686) (xy 208.014253 97.251138) (xy 207.798129 97.39021) (xy 207.77386 97.425728) (xy 207.764061 97.415929) (xy 207.764265 97.182009) (xy 207.531068 96.617629) (xy 207.099643 96.185449) (xy 206.53567 95.951267) (xy 205.925009 95.950735) (xy 205.360629 96.183932) (xy 204.928449 96.615357) (xy 204.694267 97.17933) (xy 204.693735 97.789991) (xy 204.926932 98.354371) (xy 205.358357 98.786551) (xy 205.92233 99.020733) (xy 206.158807 99.020939) (xy 207.544793 100.406926) (xy 207.60213 100.445237) (xy 207.60213 101.35442) (xy 207.602909 101.35856) (xy 206.892 101.35856) (xy 206.656683 101.402838) (xy 206.440559 101.54191) (xy 206.295569 101.75411) (xy 206.25185 101.97) (xy 197.742 101.97) (xy 197.451161 102.027852) (xy 197.204599 102.192599) (xy 195.809224 103.587974) (xy 195.79025 103.569) (xy 194.641 103.569) (xy 194.641 103.589) (xy 194.387 103.589) (xy 194.387 103.569) (xy 194.367 103.569) (xy 194.367 103.315) (xy 194.387 103.315) (xy 194.387 102.46575) (xy 194.641 102.46575) (xy 194.641 103.315) (xy 195.79025 103.315) (xy 195.949 103.15625) (xy 195.949 102.815691) (xy 195.852327 102.582302) (xy 195.673699 102.403673) (xy 195.44031 102.307) (xy 194.79975 102.307) (xy 194.641 102.46575) (xy 194.387 102.46575) (xy 194.22825 102.307) (xy 193.58769 102.307) (xy 193.37 102.39717) (xy 193.37 101.89369) (xy 193.273327 101.660301) (xy 193.094698 101.481673) (xy 192.861309 101.385) (xy 192.52075 101.385) (xy 192.362 101.54375) (xy 192.362 102.693) (xy 192.382 102.693) (xy 192.382 102.947) (xy 192.362 102.947) (xy 192.362 102.967) (xy 192.108 102.967) (xy 192.108 102.947) (xy 192.088 102.947) (xy 192.088 102.693) (xy 192.108 102.693) (xy 192.108 101.54375) (xy 191.94925 101.385) (xy 191.718 101.385) (xy 191.718 101.319802) (xy 191.842894 101.194908) (xy 191.905317 101.183162) (xy 191.99598 101.124822) (xy 192.21369 101.215) (xy 192.35425 101.215) (xy 192.513 101.05625) (xy 192.513 99.932) (xy 192.767 99.932) (xy 192.767 101.05625) (xy 192.92575 101.215) (xy 193.06631 101.215) (xy 193.299699 101.118327) (xy 193.478327 100.939698) (xy 193.575 100.706309) (xy 193.575 100.09075) (xy 193.41625 99.932) (xy 192.767 99.932) (xy 192.513 99.932) (xy 192.493 99.932) (xy 192.493 99.678) (xy 192.513 99.678) (xy 192.513 98.55375) (xy 192.767 98.55375) (xy 192.767 99.678) (xy 193.41625 99.678) (xy 193.575 99.51925) (xy 193.575 98.903691) (xy 193.478327 98.670302) (xy 193.299699 98.491673) (xy 193.06631 98.395) (xy 192.92575 98.395) (xy 192.767 98.55375) (xy 192.513 98.55375) (xy 192.35425 98.395) (xy 192.21369 98.395) (xy 191.996878 98.484806) (xy 191.92189 98.433569) (xy 191.67 98.38256) (xy 191.07 98.38256) (xy 190.834683 98.426838) (xy 190.735472 98.490678) (xy 190.65189 98.433569) (xy 190.4 98.38256) (xy 189.8 98.38256) (xy 189.564683 98.426838) (xy 189.465472 98.490678) (xy 189.38189 98.433569) (xy 189.13 98.38256) (xy 188.53 98.38256) (xy 188.294683 98.426838) (xy 188.078559 98.56591) (xy 187.933569 98.77811) (xy 187.88256 99.03) (xy 187.88256 99.35436) (xy 187.20287 99.35436) (xy 187.20287 98.4893) (xy 187.158592 98.253983) (xy 187.01952 98.037859) (xy 186.80732 97.892869) (xy 186.55543 97.84186) (xy 184.75457 97.84186) (xy 184.519253 97.886138) (xy 184.347676 97.996544) (xy 183.730061 97.378929) (xy 183.730265 97.145009) (xy 183.497068 96.580629) (xy 183.065643 96.148449) (xy 182.50167 95.914267) (xy 181.891009 95.913735) (xy 181.326629 96.146932) (xy 180.894449 96.578357) (xy 180.660267 97.14233) (xy 180.659735 97.752991) (xy 180.892932 98.317371) (xy 181.324357 98.749551) (xy 181.88833 98.983733) (xy 182.124807 98.983939) (xy 183.801071 100.660203) (xy 183.803757 100.673706) (xy 184.049794 101.041926) (xy 184.10713 101.080237) (xy 184.10713 101.98942) (xy 184.151408 102.224737) (xy 184.29048 102.440861) (xy 184.50268 102.585851) (xy 184.75457 102.63686) (xy 186.55543 102.63686) (xy 186.790747 102.592582) (xy 187.006871 102.45351) (xy 187.151861 102.24131) (xy 187.20287 101.98942) (xy 187.20287 101.12436) (xy 187.945 101.12436) (xy 187.945 102.414995) (xy 187.944999 102.415) (xy 187.981328 102.597633) (xy 188.012367 102.753675) (xy 188.08756 102.86621) (xy 188.08756 103.547) (xy 181.56 103.547) (xy 181.269161 103.604852) (xy 181.022599 103.769599) (xy 180.089638 104.70256) (xy 178.6 104.70256) (xy 178.364683 104.746838) (xy 178.148559 104.88591) (xy 178.003569 105.09811) (xy 178.000919 105.111197) (xy 177.86409 104.898559) (xy 177.65189 104.753569) (xy 177.4 104.70256) (xy 175.9 104.70256) (xy 175.664683 104.746838) (xy 175.448559 104.88591) (xy 175.303569 105.09811) (xy 175.25256 105.35) (xy 175.25256 106.65) (xy 175.266108 106.722) (xy 171.4 106.722) (xy 171.166837 106.768379) (xy 171.246431 106.65189) (xy 171.29744 106.4) (xy 171.29744 104.9) (xy 171.253162 104.664683) (xy 171.11409 104.448559) (xy 170.90189 104.303569) (xy 170.65 104.25256) (xy 170.0072 104.25256) (xy 170.234698 104.158327) (xy 170.413327 103.979699) (xy 170.51 103.74631) (xy 170.51 103.10575) (xy 170.35125 102.947) (xy 169.502 102.947) (xy 169.502 102.967) (xy 169.248 102.967) (xy 169.248 102.947) (xy 169.228 102.947) (xy 169.228 102.693) (xy 169.248 102.693) (xy 169.248 101.8466) (xy 169.27 101.736) (xy 169.27 101.54375) (xy 169.502 101.54375) (xy 169.502 102.693) (xy 170.35125 102.693) (xy 170.51 102.53425) (xy 170.51 101.89369) (xy 170.413327 101.660301) (xy 170.234698 101.481673) (xy 170.001309 101.385) (xy 169.66075 101.385) (xy 169.502 101.54375) (xy 169.27 101.54375) (xy 169.27 101.180334) (xy 169.35369 101.215) (xy 169.49425 101.215) (xy 169.653 101.05625) (xy 169.653 99.932) (xy 169.907 99.932) (xy 169.907 101.05625) (xy 170.06575 101.215) (xy 170.20631 101.215) (xy 170.439699 101.118327) (xy 170.618327 100.939698) (xy 170.715 100.706309) (xy 170.715 100.09075) (xy 170.55625 99.932) (xy 169.907 99.932) (xy 169.653 99.932) (xy 169.633 99.932) (xy 169.633 99.678) (xy 169.653 99.678) (xy 169.653 98.55375) (xy 169.907 98.55375) (xy 169.907 99.678) (xy 170.55625 99.678) (xy 170.715 99.51925) (xy 170.715 98.903691) (xy 170.618327 98.670302) (xy 170.439699 98.491673) (xy 170.20631 98.395) (xy 170.06575 98.395) (xy 169.907 98.55375) (xy 169.653 98.55375) (xy 169.49425 98.395) (xy 169.35369 98.395) (xy 169.136878 98.484806) (xy 169.06189 98.433569) (xy 168.81 98.38256) (xy 168.21 98.38256) (xy 167.974683 98.426838) (xy 167.875472 98.490678) (xy 167.79189 98.433569) (xy 167.54 98.38256) (xy 166.94 98.38256) (xy 166.704683 98.426838) (xy 166.605472 98.490678) (xy 166.52189 98.433569) (xy 166.27 98.38256) (xy 165.67 98.38256) (xy 165.434683 98.426838) (xy 165.218559 98.56591) (xy 165.073569 98.77811) (xy 165.02256 99.03) (xy 165.02256 99.35436) (xy 164.34287 99.35436) (xy 164.34287 98.4893) (xy 164.298592 98.253983) (xy 164.15952 98.037859) (xy 163.94732 97.892869) (xy 163.69543 97.84186) (xy 162.171133 97.84186) (xy 162.171265 97.690009) (xy 162.149833 97.63814) (xy 163.69543 97.63814) (xy 163.930747 97.593862) (xy 164.146871 97.45479) (xy 164.291861 97.24259) (xy 164.34287 96.9907) (xy 164.34287 96.12564) (xy 165.134355 96.12564) (xy 165.13436 96.125641) (xy 165.416844 96.06945) (xy 165.473035 96.058273) (xy 165.76015 95.86643) (xy 165.79914 95.82744) (xy 166.27 95.82744) (xy 166.505317 95.783162) (xy 166.604528 95.719322) (xy 166.68811 95.776431) (xy 166.94 95.82744) (xy 167.54 95.82744) (xy 167.775317 95.783162) (xy 167.83155 95.746977) (xy 167.88421 95.82579) (xy 168.519208 96.460787) (xy 168.51921 96.46079) (xy 168.698563 96.580629) (xy 168.806326 96.652634) (xy 169.145 96.720001) (xy 169.145005 96.72) (xy 170.414995 96.72) (xy 170.415 96.720001) (xy 170.697484 96.66381) (xy 170.753675 96.652633) (xy 171.04079 96.46079) (xy 171.754527 95.747052) (xy 171.75453 95.74705) (xy 171.946373 95.459935) (xy 171.969128 95.345538) (xy 172.013741 95.12126) (xy 172.01374 95.121255) (xy 172.01374 92.75245) (xy 173.12899 92.75245) (xy 173.364307 92.708172) (xy 173.580431 92.5691) (xy 173.725421 92.3569) (xy 173.77643 92.10501) (xy 173.77643 89.695917) (xy 183.56357 89.68072) (xy 183.56357 92.10501) (xy 183.607848 92.340327) (xy 183.74692 92.556451) (xy 183.95912 92.701441) (xy 184.21101 92.75245) (xy 185.92587 92.75245) (xy 186.01656 92.84314) (xy 184.75457 92.84314) (xy 184.519253 92.887418) (xy 184.303129 93.02649) (xy 184.158139 93.23869) (xy 184.10713 93.49058) (xy 184.10713 96.9907) (xy 184.151408 97.226017) (xy 184.29048 97.442141) (xy 184.50268 97.587131) (xy 184.75457 97.63814) (xy 186.55543 97.63814) (xy 186.790747 97.593862) (xy 187.006871 97.45479) (xy 187.151861 97.24259) (xy 187.20287 96.9907) (xy 187.20287 96.12564) (xy 187.994355 96.12564) (xy 187.99436 96.125641) (xy 188.276844 96.06945) (xy 188.333035 96.058273) (xy 188.62015 95.86643) (xy 188.65914 95.82744) (xy 189.13 95.82744) (xy 189.365317 95.783162) (xy 189.464528 95.719322) (xy 189.54811 95.776431) (xy 189.8 95.82744) (xy 190.4 95.82744) (xy 190.635317 95.783162) (xy 190.69155 95.746977) (xy 190.74421 95.82579) (xy 191.379208 96.460787) (xy 191.37921 96.46079) (xy 191.558563 96.580629) (xy 191.666326 96.652634) (xy 192.005 96.720001) (xy 192.005005 96.72) (xy 193.274995 96.72) (xy 193.275 96.720001) (xy 193.557484 96.66381) (xy 193.613675 96.652633) (xy 193.90079 96.46079) (xy 194.614527 95.747052) (xy 194.61453 95.74705) (xy 194.806373 95.459935) (xy 194.829128 95.345538) (xy 194.873741 95.12126) (xy 194.87374 95.121255) (xy 194.87374 92.75245) (xy 195.98899 92.75245) (xy 196.224307 92.708172) (xy 196.440431 92.5691) (xy 196.585421 92.3569) (xy 196.63643 92.10501) (xy 196.63643 89.66042) (xy 206.42357 89.645223) (xy 206.42357 91.47001) (xy 206.467848 91.705327) (xy 206.60692 91.921451) (xy 206.81912 92.066441) (xy 207.07101 92.11745) (xy 209.42087 92.11745) (xy 209.51156 92.20814) (xy 208.24957 92.20814) (xy 208.014253 92.252418) (xy 207.798129 92.39149) (xy 207.653139 92.60369) (xy 207.60213 92.85558) (xy 207.60213 96.3557) (xy 207.646408 96.591017) (xy 207.78548 96.807141) (xy 207.99768 96.952131) (xy 208.24957 97.00314) (xy 210.05043 97.00314) (xy 210.285747 96.958862) (xy 210.501871 96.81979) (xy 210.646861 96.60759) (xy 210.69787 96.3557) (xy 210.69787 95.49064) (xy 211.489355 95.49064) (xy 211.48936 95.490641) (xy 211.771844 95.43445) (xy 211.828035 95.423273) (xy 212.11515 95.23143) (xy 212.15414 95.19244) (xy 212.625 95.19244) (xy 212.860317 95.148162) (xy 212.959528 95.084322) (xy 213.04311 95.141431) (xy 213.295 95.19244) (xy 213.895 95.19244) (xy 214.130317 95.148162) (xy 214.186549 95.111977) (xy 214.192752 95.12126) (xy 214.23921 95.19079) (xy 214.874208 95.825787) (xy 214.87421 95.82579) (xy 215.062001 95.951267) (xy 215.161326 96.017634) (xy 215.5 96.085001) (xy 215.500005 96.085) (xy 216.769995 96.085) (xy 216.77 96.085001) (xy 217.052484 96.02881) (xy 217.108675 96.017633) (xy 217.39579 95.82579) (xy 218.030787 95.190792) (xy 218.03079 95.19079) (xy 218.19168 94.95) (xy 218.222634 94.903674) (xy 218.290001 94.565) (xy 218.29 94.564995) (xy 218.29 92.11745) (xy 218.84899 92.11745) (xy 219.084307 92.073172) (xy 219.300431 91.9341) (xy 219.445421 91.7219) (xy 219.49643 91.47001) (xy 219.49643 89.624924) (xy 220.985 89.622612) (xy 220.985 91.244984) (xy 220.728295 91.296046) (xy 220.497954 91.449954) (xy 220.344046 91.680295) (xy 220.323514 91.783514) (xy 220.220295 91.804046) (xy 219.989954 91.957954) (xy 219.836046 92.188295) (xy 219.782 92.46) (xy 219.836046 92.731705) (xy 219.989954 92.962046) (xy 220.007131 92.973523) (xy 219.490327 93.490327) (xy 219.027517 94.182971) (xy 218.865 95) (xy 218.865 97.05054) (xy 219.027517 97.867569) (xy 219.490327 98.560213) (xy 222.90274 101.972626) (xy 222.90274 102.50013) (xy 222.947018 102.735447) (xy 223.08609 102.951571) (xy 223.29829 103.096561) (xy 223.55018 103.14757) (xy 224.145847 103.14757) (xy 224.633071 103.473123) (xy 225.4501 103.63564) (xy 226.26713 103.473123) (xy 226.754354 103.14757) (xy 227.338191 103.14757) (xy 225.63333 104.85243) (xy 223.757669 104.85243) (xy 223.13312 104.22788) (xy 222.602688 103.873457) (xy 221.977 103.748999) (xy 221.351312 103.873457) (xy 220.82088 104.22788) (xy 220.675137 104.446) (xy 219.057267 104.446) (xy 218.69667 104.296267) (xy 218.086009 104.295735) (xy 217.521629 104.528932) (xy 217.089449 104.960357) (xy 216.855267 105.52433) (xy 216.854735 106.134991) (xy 217.087932 106.699371) (xy 217.519357 107.131551) (xy 218.08333 107.365733) (xy 218.693991 107.366265) (xy 219.05766 107.216) (xy 221.496761 107.216) (xy 221.529761 107.249) (xy 221.05069 107.249) (xy 220.817301 107.345673) (xy 220.638673 107.524302) (xy 220.542 107.757691) (xy 220.542 108.09825) (xy 220.70075 108.257) (xy 221.85 108.257) (xy 221.85 108.237) (xy 222.104 108.237) (xy 222.104 108.257) (xy 223.25325 108.257) (xy 223.37589 108.13436) (xy 223.491268 108.13436) (xy 223.55018 108.14629) (xy 227.35002 108.14629) (xy 227.585337 108.102012) (xy 227.801461 107.96294) (xy 227.946451 107.75074) (xy 227.99746 107.49885) (xy 227.99746 107.11278) (xy 231.007117 104.103122) (xy 231.00712 104.10312) (xy 231.361543 103.572687) (xy 231.364486 103.55789) (xy 231.41529 103.302485) (xy 231.41529 103.71425) (xy 231.57404 103.873) (xy 236.4229 103.873) (xy 236.4229 103.853) (xy 236.6769 103.853) (xy 236.6769 103.873) (xy 241.52576 103.873) (xy 241.68451 103.71425) (xy 241.68451 98.123131) (xy 241.587837 97.889742) (xy 241.409209 97.711113) (xy 241.17582 97.61444) (xy 237.4958 97.61444) (xy 238.50012 96.61012) (xy 238.854543 96.079688) (xy 238.979001 95.454) (xy 238.979 95.453995) (xy 238.979 95.2) (xy 238.854543 94.574313) (xy 238.50012 94.04388) (xy 238.479 94.029768) (xy 238.479 93.93) (xy 238.392603 93.495654) (xy 238.146566 93.127434) (xy 237.59 92.570868) (xy 237.59 88.984162) (xy 237.595317 88.983162) (xy 237.811441 88.84409) (xy 237.956431 88.63189) (xy 238.00744 88.38) (xy 238.00744 87.86575) (xy 238.725 87.86575) (xy 238.725 88.50631) (xy 238.821673 88.739699) (xy 239.000302 88.918327) (xy 239.233691 89.015) (xy 239.57425 89.015) (xy 239.733 88.85625) (xy 239.733 87.707) (xy 239.987 87.707) (xy 239.987 88.85625) (xy 240.14575 89.015) (xy 240.486309 89.015) (xy 240.719698 88.918327) (xy 240.898327 88.739699) (xy 240.995 88.50631) (xy 240.995 87.86575) (xy 240.83625 87.707) (xy 239.987 87.707) (xy 239.733 87.707) (xy 238.88375 87.707) (xy 238.725 87.86575) (xy 238.00744 87.86575) (xy 238.00744 86.78) (xy 237.983674 86.65369) (xy 238.725 86.65369) (xy 238.725 87.29425) (xy 238.88375 87.453) (xy 239.733 87.453) (xy 239.733 86.30375) (xy 239.987 86.30375) (xy 239.987 87.453) (xy 240.83625 87.453) (xy 240.995 87.29425) (xy 240.995 86.65369) (xy 240.898327 86.420301) (xy 240.719698 86.241673) (xy 240.486309 86.145) (xy 240.14575 86.145) (xy 239.987 86.30375) (xy 239.733 86.30375) (xy 239.57425 86.145) (xy 239.233691 86.145) (xy 239.000302 86.241673) (xy 238.821673 86.420301) (xy 238.725 86.65369) (xy 237.983674 86.65369) (xy 237.963162 86.544683) (xy 237.82409 86.328559) (xy 237.61189 86.183569) (xy 237.36 86.13256) (xy 236.89857 86.13256) (xy 236.889346 86.126397) (xy 236.455 86.04) (xy 236.020654 86.126397) (xy 235.800221 86.273686) (xy 235.800265 86.223009) (xy 235.567068 85.658629) (xy 235.135643 85.226449) (xy 234.57167 84.992267) (xy 233.961009 84.991735) (xy 233.396629 85.224932) (xy 232.964449 85.656357) (xy 232.730267 86.22033) (xy 232.729849 86.70056) (xy 231.456 86.70056) (xy 231.220683 86.744838) (xy 231.004559 86.88391) (xy 230.859569 87.09611) (xy 230.80856 87.348) (xy 230.80856 88.848) (xy 230.852838 89.083317) (xy 230.99191 89.299441) (xy 231.20411 89.444431) (xy 231.217197 89.447081) (xy 231.004559 89.58391) (xy 230.859569 89.79611) (xy 230.80856 90.048) (xy 230.80856 91.548) (xy 230.852838 91.783317) (xy 230.99191 91.999441) (xy 231.20411 92.144431) (xy 231.4505 92.194326) (xy 231.479972 92.238434) (xy 231.48021 92.23879) (xy 231.591094 92.349674) (xy 231.736058 92.700515) (xy 231.954532 92.91937) (xy 231.867 93.13069) (xy 231.867 93.77125) (xy 232.02575 93.93) (xy 232.875 93.93) (xy 232.875 93.91) (xy 233.129 93.91) (xy 233.129 93.93) (xy 233.97825 93.93) (xy 234.137 93.77125) (xy 234.137 93.13069) (xy 234.071451 92.97244) (xy 235.32 92.97244) (xy 235.32 93.041) (xy 235.406397 93.475346) (xy 235.588155 93.747366) (xy 235.652434 93.843566) (xy 236.053645 94.244777) (xy 235.833457 94.574313) (xy 235.814092 94.671668) (xy 235.52376 94.962) (xy 234.137 94.962) (xy 234.137 94.34275) (xy 233.97825 94.184) (xy 233.129 94.184) (xy 233.129 94.204) (xy 232.875 94.204) (xy 232.875 94.184) (xy 232.02575 94.184) (xy 231.867 94.34275) (xy 231.867 94.962) (xy 231.248 94.962) (xy 231.123148 94.986835) (xy 231.14944 94.857) (xy 231.14944 93.257) (xy 231.105162 93.021683) (xy 230.96609 92.805559) (xy 230.75389 92.660569) (xy 230.640012 92.637508) (xy 230.681431 92.57689) (xy 230.73244 92.325) (xy 230.73244 91.725) (xy 230.688162 91.489683) (xy 230.624322 91.390472) (xy 230.681431 91.30689) (xy 230.73244 91.055) (xy 230.73244 90.455) (xy 230.688162 90.219683) (xy 230.629822 90.12902) (xy 230.72 89.91131) (xy 230.72 89.77075) (xy 230.56125 89.612) (xy 229.437 89.612) (xy 229.437 89.632) (xy 229.183 89.632) (xy 229.183 89.612) (xy 229.163 89.612) (xy 229.163 89.358) (xy 229.183 89.358) (xy 229.183 88.342) (xy 229.437 88.342) (xy 229.437 89.358) (xy 230.56125 89.358) (xy 230.72 89.19925) (xy 230.72 89.05869) (xy 230.633558 88.85) (xy 230.72 88.64131) (xy 230.72 88.50075) (xy 230.56125 88.342) (xy 229.437 88.342) (xy 229.183 88.342) (xy 229.163 88.342) (xy 229.163 88.088) (xy 229.183 88.088) (xy 229.183 87.43875) (xy 229.437 87.43875) (xy 229.437 88.088) (xy 230.56125 88.088) (xy 230.72 87.92925) (xy 230.72 87.78869) (xy 230.623327 87.555301) (xy 230.444698 87.376673) (xy 230.211309 87.28) (xy 229.59575 87.28) (xy 229.437 87.43875) (xy 229.183 87.43875) (xy 229.02425 87.28) (xy 228.408691 87.28) (xy 228.175302 87.376673) (xy 227.996673 87.555301) (xy 227.946 87.677636) (xy 227.946 85.199889) (xy 228.089977 85.313258) (xy 228.7024 85.4856) (xy 229.693 85.4856) (xy 229.693 83.987) (xy 229.947 83.987) (xy 229.947 85.4856) (xy 230.9376 85.4856) (xy 231.550023 85.313258) (xy 232.049876 84.91967) (xy 232.36106 84.364757) (xy 232.391411 84.238959) (xy 232.271942 83.987) (xy 229.947 83.987) (xy 229.693 83.987) (xy 229.673 83.987) (xy 229.673 83.733) (xy 229.693 83.733) (xy 229.693 82.2344) (xy 229.947 82.2344) (xy 229.947 83.733) (xy 232.271942 83.733) (xy 232.391411 83.481041) (xy 232.36106 83.355243) (xy 232.049876 82.80033) (xy 231.550023 82.406742) (xy 230.9376 82.2344) (xy 229.947 82.2344) (xy 229.693 82.2344) (xy 228.7024 82.2344) (xy 228.089977 82.406742) (xy 227.946 82.520111) (xy 227.946 80.995) (xy 229.82 80.995) (xy 230.637029 80.832483) (xy 231.280932 80.40224) (xy 231.483944 80.361859) (xy 232.011327 80.009473) (xy 232.363713 79.48209) (xy 232.487454 78.86) (xy 232.363713 78.23791) (xy 232.011327 77.710527) (xy 231.483944 77.358141) (xy 231.280932 77.31776) (xy 230.637029 76.887517) (xy 229.82 76.725) (xy 227.946 76.725) (xy 227.946 75.039889) (xy 228.089977 75.153258) (xy 228.7024 75.3256) (xy 229.693 75.3256) (xy 229.693 73.827) (xy 229.947 73.827) (xy 229.947 75.3256) (xy 230.9376 75.3256) (xy 231.550023 75.153258) (xy 232.049876 74.75967) (xy 232.36106 74.204757) (xy 232.391411 74.078959) (xy 232.271942 73.827) (xy 229.947 73.827) (xy 229.693 73.827) (xy 229.673 73.827) (xy 229.673 73.573) (xy 229.693 73.573) (xy 229.693 73.553) (xy 229.947 73.553) (xy 229.947 73.573) (xy 232.271942 73.573) (xy 232.391411 73.321041) (xy 232.36106 73.195243) (xy 232.049876 72.64033) (xy 231.829749 72.467) (xy 243.059 72.467) ) ) (filled_polygon (pts (xy 227.9 89.612002) (xy 228.058748 89.612002) (xy 227.9 89.77075) (xy 227.9 89.91131) (xy 227.989806 90.128122) (xy 227.938569 90.20311) (xy 227.88756 90.455) (xy 227.88756 91.055) (xy 227.931838 91.290317) (xy 227.995678 91.389528) (xy 227.938569 91.47311) (xy 227.88756 91.725) (xy 227.88756 92.325) (xy 227.931838 92.560317) (xy 228.07091 92.776441) (xy 228.28311 92.921431) (xy 228.425 92.950164) (xy 228.425 93.364995) (xy 228.424999 93.365) (xy 228.469232 93.587367) (xy 228.492367 93.703675) (xy 228.574139 93.826056) (xy 228.68421 93.99079) (xy 228.85456 94.16114) (xy 228.85456 94.857) (xy 228.898838 95.092317) (xy 229.03791 95.308441) (xy 229.25011 95.453431) (xy 229.502 95.50444) (xy 230.028321 95.50444) (xy 228.69488 96.83788) (xy 228.340457 97.368312) (xy 228.215999 97.994) (xy 228.216 97.994005) (xy 228.216 102.269761) (xy 227.99746 102.488301) (xy 227.99746 100.50115) (xy 227.953182 100.265833) (xy 227.81411 100.049709) (xy 227.60191 99.904719) (xy 227.35002 99.85371) (xy 226.822516 99.85371) (xy 223.135 96.166194) (xy 223.135 95.97193) (xy 225.287675 95.97193) (xy 225.355735 96.212931) (xy 225.875034 96.397767) (xy 226.425538 96.369805) (xy 226.804265 96.212931) (xy 226.872325 95.97193) (xy 226.08 95.179605) (xy 225.287675 95.97193) (xy 223.135 95.97193) (xy 223.135 95.884346) (xy 224.224312 94.795034) (xy 224.682233 94.795034) (xy 224.710195 95.345538) (xy 224.867069 95.724265) (xy 225.10807 95.792325) (xy 225.900395 95) (xy 226.259605 95) (xy 227.05193 95.792325) (xy 227.292931 95.724265) (xy 227.477767 95.204966) (xy 227.449805 94.654462) (xy 227.292931 94.275735) (xy 227.05193 94.207675) (xy 226.259605 95) (xy 225.900395 95) (xy 225.10807 94.207675) (xy 224.867069 94.275735) (xy 224.682233 94.795034) (xy 224.224312 94.795034) (xy 224.629673 94.389673) (xy 224.871288 94.02807) (xy 225.287675 94.02807) (xy 226.08 94.820395) (xy 226.872325 94.02807) (xy 226.804265 93.787069) (xy 226.284966 93.602233) (xy 225.734462 93.630195) (xy 225.355735 93.787069) (xy 225.287675 94.02807) (xy 224.871288 94.02807) (xy 225.092483 93.697029) (xy 225.255 92.88) (xy 225.255 89.615982) (xy 227.819197 89.612) (xy 227.868592 89.601917) (xy 227.9 89.580385) ) ) ) (zone (net 1) (net_name GND) (layer B.Cu) (tstamp 56266D8C) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 243.186 72.34) (xy 227.819 72.34) (xy 227.819 89.485) (xy 146.031 89.612) (xy 146.031 111.202) (xy 243.186 111.329) ) ) (filled_polygon (pts (xy 243.059 92.392356) (xy 242.81102 91.7922) (xy 242.210959 91.191091) (xy 241.426541 90.865372) (xy 240.577185 90.86463) (xy 239.7922 91.18898) (xy 239.191091 91.789041) (xy 238.865372 92.573459) (xy 238.86463 93.422815) (xy 239.18898 94.2078) (xy 239.789041 94.808909) (xy 240.573459 95.134628) (xy 241.422815 95.13537) (xy 242.2078 94.81102) (xy 242.808909 94.210959) (xy 243.059 93.608673) (xy 243.059 110.29) (xy 205.9186 110.29) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.547 109.407) (xy 204.293 109.407) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 109.113) (xy 204.547 109.113) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.422815) (xy 211.86463 108.422815) (xy 212.18898 109.2078) (xy 212.789041 109.808909) (xy 213.573459 110.134628) (xy 214.422815 110.13537) (xy 215.2078 109.81102) (xy 215.808909 109.210959) (xy 216.134628 108.426541) (xy 216.13537 107.577185) (xy 215.81102 106.7922) (xy 215.210959 106.191091) (xy 214.426541 105.865372) (xy 213.577185 105.86463) (xy 212.7922 106.18898) (xy 212.191091 106.789041) (xy 211.865372 107.573459) (xy 211.86463 108.422815) (xy 205.9186 108.422815) (xy 205.9186 108.147002) (xy 209.848998 108.147002) (xy 210.139837 108.08915) (xy 210.386399 107.924403) (xy 212.8308 105.480002) (xy 215.302496 105.480002) (xy 216.377755 106.555261) (xy 216.417852 106.756839) (xy 216.582599 107.003401) (xy 217.344599 107.765401) (xy 217.591161 107.930148) (xy 217.882 107.988) (xy 230.709 107.988) (xy 230.999839 107.930148) (xy 231.246401 107.765401) (xy 233.151401 105.860401) (xy 233.316148 105.613839) (xy 233.374 105.323) (xy 233.374 92.818761) (xy 233.490919 92.702046) (xy 233.64882 92.321777) (xy 233.649179 91.910029) (xy 233.491942 91.529485) (xy 233.201046 91.238081) (xy 232.820777 91.08018) (xy 232.409029 91.079821) (xy 232.028485 91.237058) (xy 231.737081 91.527954) (xy 231.57918 91.908223) (xy 231.578821 92.319971) (xy 231.736058 92.700515) (xy 231.854 92.818663) (xy 231.854 105.008198) (xy 230.394198 106.468) (xy 219.787568 106.468) (xy 219.924733 106.13767) (xy 219.925265 105.527009) (xy 219.692068 104.962629) (xy 219.260643 104.530449) (xy 218.897235 104.379549) (xy 217.083343 102.565657) (xy 216.634017 102.265427) (xy 216.104 102.16) (xy 211.913 102.16) (xy 211.382984 102.265426) (xy 210.933657 102.565657) (xy 208.672314 104.827) (xy 202.515 104.827) (xy 201.984983 104.932427) (xy 201.606581 105.185267) (xy 201.535657 105.232657) (xy 201.499484 105.26883) (xy 201.138629 105.417932) (xy 200.706449 105.849357) (xy 200.472267 106.41333) (xy 200.471735 107.023991) (xy 200.704932 107.588371) (xy 201.006933 107.890901) (xy 200.82033 108.015585) (xy 200.61 108.330366) (xy 200.39967 108.015585) (xy 199.913489 107.690729) (xy 199.34 107.576655) (xy 198.766511 107.690729) (xy 198.28033 108.015585) (xy 198.07 108.330366) (xy 197.85967 108.015585) (xy 197.373489 107.690729) (xy 196.8 107.576655) (xy 196.226511 107.690729) (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 195.3014 109.444745) (xy 195.415474 110.018234) (xy 195.597062 110.29) (xy 192.908598 110.29) (xy 193.011954 110.17432) (xy 193.205184 109.621913) (xy 193.060924 109.387) (xy 191.847 109.387) (xy 191.847 109.407) (xy 191.593 109.407) (xy 191.593 109.387) (xy 191.573 109.387) (xy 191.573 109.133) (xy 191.593 109.133) (xy 191.593 107.773783) (xy 191.847 107.773783) (xy 191.847 109.133) (xy 193.060924 109.133) (xy 193.205184 108.898087) (xy 193.011954 108.34568) (xy 192.622036 107.909268) (xy 192.094791 107.655291) (xy 192.079026 107.652642) (xy 191.847 107.773783) (xy 191.593 107.773783) (xy 191.360974 107.652642) (xy 191.345209 107.655291) (xy 190.817964 107.909268) (xy 190.446461 108.325069) (xy 190.23967 108.015585) (xy 189.753489 107.690729) (xy 189.18 107.576655) (xy 188.606511 107.690729) (xy 188.12033 108.015585) (xy 187.91 108.330366) (xy 187.69967 108.015585) (xy 187.213489 107.690729) (xy 186.64 107.576655) (xy 186.066511 107.690729) (xy 185.58033 108.015585) (xy 185.37 108.330366) (xy 185.15967 108.015585) (xy 184.673489 107.690729) (xy 184.1 107.576655) (xy 183.526511 107.690729) (xy 183.04033 108.015585) (xy 182.83 108.330366) (xy 182.61967 108.015585) (xy 182.133489 107.690729) (xy 181.56 107.576655) (xy 180.986511 107.690729) (xy 180.50033 108.015585) (xy 180.29 108.330366) (xy 180.07967 108.015585) (xy 179.593489 107.690729) (xy 179.02 107.576655) (xy 178.446511 107.690729) (xy 177.96033 108.015585) (xy 177.75 108.330366) (xy 177.53967 108.015585) (xy 177.053489 107.690729) (xy 176.48 107.576655) (xy 175.906511 107.690729) (xy 175.42033 108.015585) (xy 175.410757 108.029913) (xy 175.406762 108.008683) (xy 175.26769 107.792559) (xy 175.05549 107.647569) (xy 174.8036 107.59656) (xy 173.0764 107.59656) (xy 172.841083 107.640838) (xy 172.624959 107.77991) (xy 172.479969 107.99211) (xy 172.42896 108.244) (xy 172.42896 110.276) (xy 172.431594 110.29) (xy 146.71 110.29) (xy 146.71 108.422815) (xy 161.86463 108.422815) (xy 162.18898 109.2078) (xy 162.789041 109.808909) (xy 163.573459 110.134628) (xy 164.422815 110.13537) (xy 165.2078 109.81102) (xy 165.808909 109.210959) (xy 166.134628 108.426541) (xy 166.13537 107.577185) (xy 165.81102 106.7922) (xy 165.210959 106.191091) (xy 164.426541 105.865372) (xy 163.577185 105.86463) (xy 162.7922 106.18898) (xy 162.191091 106.789041) (xy 161.865372 107.573459) (xy 161.86463 108.422815) (xy 146.71 108.422815) (xy 146.71 97.994) (xy 158.001001 97.994) (xy 158.201577 99.002371) (xy 158.772774 99.857226) (xy 159.627629 100.428423) (xy 160.636 100.628999) (xy 161.644371 100.428423) (xy 162.499226 99.857226) (xy 164.736453 97.62) (xy 180.659851 97.62) (xy 180.659735 97.752991) (xy 180.892932 98.317371) (xy 181.324357 98.749551) (xy 181.88833 98.983733) (xy 182.498991 98.984265) (xy 183.063371 98.751068) (xy 183.495551 98.319643) (xy 183.729733 97.75567) (xy 183.729851 97.62) (xy 204.693883 97.62) (xy 204.693735 97.789991) (xy 204.926932 98.354371) (xy 205.358357 98.786551) (xy 205.92233 99.020733) (xy 206.532991 99.021265) (xy 207.097371 98.788068) (xy 207.529551 98.356643) (xy 207.763733 97.79267) (xy 207.763883 97.62) (xy 220.92459 97.62) (xy 221 97.635) (xy 222.008371 97.434423) (xy 222.863226 96.863226) (xy 223.434423 96.008371) (xy 223.441671 95.97193) (xy 225.287675 95.97193) (xy 225.355735 96.212931) (xy 225.875034 96.397767) (xy 226.425538 96.369805) (xy 226.804265 96.212931) (xy 226.872325 95.97193) (xy 226.08 95.179605) (xy 225.287675 95.97193) (xy 223.441671 95.97193) (xy 223.635 95) (xy 223.635 94.985) (xy 223.597214 94.795034) (xy 224.682233 94.795034) (xy 224.710195 95.345538) (xy 224.867069 95.724265) (xy 225.10807 95.792325) (xy 225.900395 95) (xy 226.259605 95) (xy 227.05193 95.792325) (xy 227.292931 95.724265) (xy 227.477767 95.204966) (xy 227.449805 94.654462) (xy 227.292931 94.275735) (xy 227.05193 94.207675) (xy 226.259605 95) (xy 225.900395 95) (xy 225.10807 94.207675) (xy 224.867069 94.275735) (xy 224.682233 94.795034) (xy 223.597214 94.795034) (xy 223.444656 94.02807) (xy 225.287675 94.02807) (xy 226.08 94.820395) (xy 226.872325 94.02807) (xy 226.804265 93.787069) (xy 226.284966 93.602233) (xy 225.734462 93.630195) (xy 225.355735 93.787069) (xy 225.287675 94.02807) (xy 223.444656 94.02807) (xy 223.434423 93.976629) (xy 222.863226 93.121774) (xy 222.008371 92.550577) (xy 221 92.35) (xy 163.645 92.35) (xy 162.636629 92.550577) (xy 161.781774 93.121773) (xy 158.772774 96.130774) (xy 158.201577 96.985629) (xy 158.001001 97.994) (xy 146.71 97.994) (xy 146.71 93.422815) (xy 146.86463 93.422815) (xy 147.18898 94.2078) (xy 147.789041 94.808909) (xy 148.573459 95.134628) (xy 149.422815 95.13537) (xy 150.2078 94.81102) (xy 150.808909 94.210959) (xy 151.134628 93.426541) (xy 151.13537 92.577185) (xy 150.81102 91.7922) (xy 150.210959 91.191091) (xy 149.426541 90.865372) (xy 148.577185 90.86463) (xy 147.7922 91.18898) (xy 147.191091 91.789041) (xy 146.865372 92.573459) (xy 146.86463 93.422815) (xy 146.71 93.422815) (xy 146.71 89.737946) (xy 227.819197 89.612) (xy 227.868592 89.601917) (xy 227.910172 89.573412) (xy 227.937386 89.530975) (xy 227.946 89.485) (xy 227.946 87.412) (xy 232.979532 87.412) (xy 233.394357 87.827551) (xy 233.95833 88.061733) (xy 234.568991 88.062265) (xy 235.133371 87.829068) (xy 235.565551 87.397643) (xy 235.799733 86.83367) (xy 235.800265 86.223009) (xy 235.567068 85.658629) (xy 235.135643 85.226449) (xy 234.57167 84.992267) (xy 233.961009 84.991735) (xy 233.396629 85.224932) (xy 232.978831 85.642) (xy 227.946 85.642) (xy 227.946 85.199889) (xy 228.089977 85.313258) (xy 228.7024 85.4856) (xy 229.693 85.4856) (xy 229.693 83.987) (xy 229.947 83.987) (xy 229.947 85.4856) (xy 230.9376 85.4856) (xy 231.550023 85.313258) (xy 232.049876 84.91967) (xy 232.36106 84.364757) (xy 232.391411 84.238959) (xy 232.271942 83.987) (xy 229.947 83.987) (xy 229.693 83.987) (xy 229.673 83.987) (xy 229.673 83.733) (xy 229.693 83.733) (xy 229.693 82.2344) (xy 229.947 82.2344) (xy 229.947 83.733) (xy 232.271942 83.733) (xy 232.391411 83.481041) (xy 232.36106 83.355243) (xy 232.049876 82.80033) (xy 231.550023 82.406742) (xy 230.9376 82.2344) (xy 229.947 82.2344) (xy 229.693 82.2344) (xy 228.7024 82.2344) (xy 228.089977 82.406742) (xy 227.946 82.520111) (xy 227.946 80.221504) (xy 228.156056 80.361859) (xy 228.778146 80.4856) (xy 230.861854 80.4856) (xy 231.483944 80.361859) (xy 232.011327 80.009473) (xy 232.363713 79.48209) (xy 232.487454 78.86) (xy 232.363713 78.23791) (xy 232.011327 77.710527) (xy 231.483944 77.358141) (xy 230.861854 77.2344) (xy 228.778146 77.2344) (xy 228.156056 77.358141) (xy 227.946 77.498496) (xy 227.946 75.039889) (xy 228.089977 75.153258) (xy 228.7024 75.3256) (xy 229.693 75.3256) (xy 229.693 73.827) (xy 229.947 73.827) (xy 229.947 75.3256) (xy 230.9376 75.3256) (xy 231.550023 75.153258) (xy 232.049876 74.75967) (xy 232.36106 74.204757) (xy 232.391411 74.078959) (xy 232.271942 73.827) (xy 229.947 73.827) (xy 229.693 73.827) (xy 229.673 73.827) (xy 229.673 73.573) (xy 229.693 73.573) (xy 229.693 73.553) (xy 229.947 73.553) (xy 229.947 73.573) (xy 232.271942 73.573) (xy 232.391411 73.321041) (xy 232.36106 73.195243) (xy 232.049876 72.64033) (xy 231.829749 72.467) (xy 243.059 72.467) ) ) ) (zone (net 2) (net_name +48V) (layer F.Cu) (tstamp 57246E22) (hatch edge 0.508) (connect_pads (clearance 1)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 153.239 61.508) (xy 153.239 71.033) (xy 208.865 70.779) (xy 208.865 59.857) (xy 153.239 59.857) ) ) (filled_polygon (pts (xy 179.6964 62.488507) (xy 179.6964 64.591493) (xy 179.857593 65.401863) (xy 180.316631 66.088862) (xy 181.00363 66.5479) (xy 181.814 66.709093) (xy 182.62437 66.5479) (xy 183.311369 66.088862) (xy 183.770407 65.401863) (xy 183.9316 64.591493) (xy 183.9316 62.488507) (xy 183.87461 62.202) (xy 184.75339 62.202) (xy 184.6964 62.488507) (xy 184.6964 64.591493) (xy 184.857593 65.401863) (xy 185.316631 66.088862) (xy 186.00363 66.5479) (xy 186.814 66.709093) (xy 187.62437 66.5479) (xy 188.311369 66.088862) (xy 188.770407 65.401863) (xy 188.9316 64.591493) (xy 188.9316 62.488507) (xy 188.87461 62.202) (xy 189.75339 62.202) (xy 189.6964 62.488507) (xy 189.6964 64.591493) (xy 189.857593 65.401863) (xy 190.316631 66.088862) (xy 191.00363 66.5479) (xy 191.814 66.709093) (xy 192.62437 66.5479) (xy 193.311282 66.08892) (xy 198.400705 66.08892) (xy 198.520753 66.373911) (xy 199.193778 66.629614) (xy 199.913426 66.608298) (xy 200.479287 66.373911) (xy 200.599335 66.08892) (xy 203.399425 66.08892) (xy 203.519473 66.373911) (xy 204.192498 66.629614) (xy 204.912146 66.608298) (xy 205.478007 66.373911) (xy 205.598055 66.08892) (xy 204.49874 64.989605) (xy 203.399425 66.08892) (xy 200.599335 66.08892) (xy 199.50002 64.989605) (xy 198.400705 66.08892) (xy 193.311282 66.08892) (xy 193.311369 66.088862) (xy 193.770407 65.401863) (xy 193.9316 64.591493) (xy 193.9316 64.503758) (xy 197.680406 64.503758) (xy 197.701722 65.223406) (xy 197.936109 65.789267) (xy 198.2211 65.909315) (xy 199.320415 64.81) (xy 199.679625 64.81) (xy 200.77894 65.909315) (xy 201.063931 65.789267) (xy 201.319634 65.116242) (xy 201.301493 64.503758) (xy 202.679126 64.503758) (xy 202.700442 65.223406) (xy 202.934829 65.789267) (xy 203.21982 65.909315) (xy 204.319135 64.81) (xy 204.678345 64.81) (xy 205.77766 65.909315) (xy 206.062651 65.789267) (xy 206.318354 65.116242) (xy 206.297038 64.396594) (xy 206.062651 63.830733) (xy 205.77766 63.710685) (xy 204.678345 64.81) (xy 204.319135 64.81) (xy 203.21982 63.710685) (xy 202.934829 63.830733) (xy 202.679126 64.503758) (xy 201.301493 64.503758) (xy 201.298318 64.396594) (xy 201.063931 63.830733) (xy 200.77894 63.710685) (xy 199.679625 64.81) (xy 199.320415 64.81) (xy 198.2211 63.710685) (xy 197.936109 63.830733) (xy 197.680406 64.503758) (xy 193.9316 64.503758) (xy 193.9316 63.53108) (xy 198.400705 63.53108) (xy 199.50002 64.630395) (xy 200.599335 63.53108) (xy 203.399425 63.53108) (xy 204.49874 64.630395) (xy 205.598055 63.53108) (xy 205.478007 63.246089) (xy 204.804982 62.990386) (xy 204.085334 63.011702) (xy 203.519473 63.246089) (xy 203.399425 63.53108) (xy 200.599335 63.53108) (xy 200.479287 63.246089) (xy 199.806262 62.990386) (xy 199.086614 63.011702) (xy 198.520753 63.246089) (xy 198.400705 63.53108) (xy 193.9316 63.53108) (xy 193.9316 62.488507) (xy 193.87461 62.202) (xy 208.738 62.202) (xy 208.738 69.754991) (xy 208.625301 69.801673) (xy 208.446673 69.980302) (xy 208.35 70.213691) (xy 208.35 70.55425) (xy 208.449645 70.653895) (xy 208.063908 70.655656) (xy 207.937642 70.466686) (xy 207.328515 70.05968) (xy 206.61 69.916758) (xy 205.891485 70.05968) (xy 205.282358 70.466686) (xy 205.147193 70.668974) (xy 202.99936 70.678782) (xy 202.857642 70.466686) (xy 202.248515 70.05968) (xy 201.53 69.916758) (xy 200.811485 70.05968) (xy 200.202358 70.466686) (xy 200.051646 70.692242) (xy 196.668675 70.707689) (xy 196.507642 70.466686) (xy 195.898515 70.05968) (xy 195.18 69.916758) (xy 194.461485 70.05968) (xy 193.91 70.428171) (xy 193.358515 70.05968) (xy 192.64 69.916758) (xy 191.921485 70.05968) (xy 191.37 70.428171) (xy 190.818515 70.05968) (xy 190.1 69.916758) (xy 189.381485 70.05968) (xy 188.772358 70.466686) (xy 188.586666 70.744593) (xy 188.36 70.745628) (xy 188.36 70.712998) (xy 188.201252 70.712998) (xy 188.36 70.55425) (xy 188.36 70.213691) (xy 188.263327 69.980302) (xy 188.084699 69.801673) (xy 187.85131 69.705) (xy 187.21075 69.705) (xy 187.052 69.86375) (xy 187.052 70.713) (xy 187.072 70.713) (xy 187.072 70.751509) (xy 186.778 70.752852) (xy 186.778 70.713) (xy 186.798 70.713) (xy 186.798 69.86375) (xy 186.63925 69.705) (xy 185.99869 69.705) (xy 185.765301 69.801673) (xy 185.586673 69.980302) (xy 185.49 70.213691) (xy 185.49 70.55425) (xy 185.648748 70.712998) (xy 185.49 70.712998) (xy 185.49 70.758733) (xy 185.273443 70.759722) (xy 185.077642 70.466686) (xy 184.468515 70.05968) (xy 183.75 69.916758) (xy 183.031485 70.05968) (xy 182.422358 70.466686) (xy 182.217233 70.773677) (xy 180.208895 70.782848) (xy 179.997642 70.466686) (xy 179.388515 70.05968) (xy 178.67 69.916758) (xy 177.951485 70.05968) (xy 177.342358 70.466686) (xy 177.143657 70.764062) (xy 176.98 70.730921) (xy 175.28 70.730921) (xy 174.874586 70.807205) (xy 173.87821 70.811755) (xy 173.647642 70.466686) (xy 173.038515 70.05968) (xy 172.32 69.916758) (xy 171.601485 70.05968) (xy 171.05 70.428171) (xy 170.498515 70.05968) (xy 169.78 69.916758) (xy 169.061485 70.05968) (xy 168.51 70.428171) (xy 167.958515 70.05968) (xy 167.24 69.916758) (xy 166.521485 70.05968) (xy 165.912358 70.466686) (xy 165.656706 70.849296) (xy 162.482977 70.863788) (xy 162.217642 70.466686) (xy 161.839009 70.213691) (xy 162.63 70.213691) (xy 162.63 70.55425) (xy 162.78875 70.713) (xy 163.938 70.713) (xy 163.938 69.86375) (xy 164.192 69.86375) (xy 164.192 70.713) (xy 165.34125 70.713) (xy 165.5 70.55425) (xy 165.5 70.213691) (xy 165.403327 69.980302) (xy 165.224699 69.801673) (xy 164.99131 69.705) (xy 164.35075 69.705) (xy 164.192 69.86375) (xy 163.938 69.86375) (xy 163.77925 69.705) (xy 163.13869 69.705) (xy 162.905301 69.801673) (xy 162.726673 69.980302) (xy 162.63 70.213691) (xy 161.839009 70.213691) (xy 161.608515 70.05968) (xy 160.89 69.916758) (xy 160.171485 70.05968) (xy 159.562358 70.466686) (xy 159.287272 70.87838) (xy 157.418429 70.886914) (xy 157.137642 70.466686) (xy 156.528515 70.05968) (xy 155.81 69.916758) (xy 155.091485 70.05968) (xy 154.482358 70.466686) (xy 154.283657 70.764062) (xy 154.12 70.730921) (xy 153.366 70.730921) (xy 153.366 62.202) (xy 179.75339 62.202) ) ) ) (zone (net 38) (net_name "Net-(F1-Pad1)") (layer F.Cu) (tstamp 57246E68) (hatch edge 0.508) (connect_pads (clearance 1)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 212.421 59.857) (xy 212.421 71.16) (xy 230.201 71.16) (xy 230.201 59.857) ) ) (filled_polygon (pts (xy 230.074 67.0744) (xy 229.947 67.0744) (xy 229.947 68.573) (xy 229.967 68.573) (xy 229.967 68.827) (xy 229.947 68.827) (xy 229.947 70.3256) (xy 230.074 70.3256) (xy 230.074 71.033) (xy 219.746041 71.033) (xy 219.367642 70.466686) (xy 218.758515 70.05968) (xy 218.04 69.916758) (xy 217.321485 70.05968) (xy 216.77 70.428171) (xy 216.218515 70.05968) (xy 215.5 69.916758) (xy 214.781485 70.05968) (xy 214.23 70.428171) (xy 213.678515 70.05968) (xy 212.96 69.916758) (xy 212.548 69.99871) (xy 212.548 69.078959) (xy 227.248589 69.078959) (xy 227.27894 69.204757) (xy 227.590124 69.75967) (xy 228.089977 70.153258) (xy 228.7024 70.3256) (xy 229.693 70.3256) (xy 229.693 68.827) (xy 227.368058 68.827) (xy 227.248589 69.078959) (xy 212.548 69.078959) (xy 212.548 68.321041) (xy 227.248589 68.321041) (xy 227.368058 68.573) (xy 229.693 68.573) (xy 229.693 67.0744) (xy 228.7024 67.0744) (xy 228.089977 67.246742) (xy 227.590124 67.64033) (xy 227.27894 68.195243) (xy 227.248589 68.321041) (xy 212.548 68.321041) (xy 212.548 66.08892) (xy 213.401945 66.08892) (xy 213.521993 66.373911) (xy 214.195018 66.629614) (xy 214.914666 66.608298) (xy 215.480527 66.373911) (xy 215.600575 66.08892) (xy 218.400665 66.08892) (xy 218.520713 66.373911) (xy 219.193738 66.629614) (xy 219.913386 66.608298) (xy 220.479247 66.373911) (xy 220.599295 66.08892) (xy 219.49998 64.989605) (xy 218.400665 66.08892) (xy 215.600575 66.08892) (xy 214.50126 64.989605) (xy 213.401945 66.08892) (xy 212.548 66.08892) (xy 212.548 64.503758) (xy 212.681646 64.503758) (xy 212.702962 65.223406) (xy 212.937349 65.789267) (xy 213.22234 65.909315) (xy 214.321655 64.81) (xy 214.680865 64.81) (xy 215.78018 65.909315) (xy 216.065171 65.789267) (xy 216.320874 65.116242) (xy 216.302733 64.503758) (xy 217.680366 64.503758) (xy 217.701682 65.223406) (xy 217.936069 65.789267) (xy 218.22106 65.909315) (xy 219.320375 64.81) (xy 219.679585 64.81) (xy 220.7789 65.909315) (xy 221.063891 65.789267) (xy 221.319594 65.116242) (xy 221.298278 64.396594) (xy 221.063891 63.830733) (xy 220.7789 63.710685) (xy 219.679585 64.81) (xy 219.320375 64.81) (xy 218.22106 63.710685) (xy 217.936069 63.830733) (xy 217.680366 64.503758) (xy 216.302733 64.503758) (xy 216.299558 64.396594) (xy 216.065171 63.830733) (xy 215.78018 63.710685) (xy 214.680865 64.81) (xy 214.321655 64.81) (xy 213.22234 63.710685) (xy 212.937349 63.830733) (xy 212.681646 64.503758) (xy 212.548 64.503758) (xy 212.548 63.53108) (xy 213.401945 63.53108) (xy 214.50126 64.630395) (xy 215.600575 63.53108) (xy 218.400665 63.53108) (xy 219.49998 64.630395) (xy 220.599295 63.53108) (xy 220.479247 63.246089) (xy 219.806222 62.990386) (xy 219.086574 63.011702) (xy 218.520713 63.246089) (xy 218.400665 63.53108) (xy 215.600575 63.53108) (xy 215.480527 63.246089) (xy 214.807502 62.990386) (xy 214.087854 63.011702) (xy 213.521993 63.246089) (xy 213.401945 63.53108) (xy 212.548 63.53108) (xy 212.548 62.202) (xy 230.074 62.202) ) ) ) ) ================================================ FILE: hardware/bldc_drive_v2/Alu_casing.pro ================================================ update=22/05/2015 07:44:53 version=1 last_client=kicad [general] version=1 RootSch= BoardNm= [pcbnew] version=1 LastNetListRead= UseCmpFile=1 PadDrill=0.600000000000 PadDrillOvalY=0.600000000000 PadSizeH=1.500000000000 PadSizeV=1.500000000000 PcbTextSizeV=1.500000000000 PcbTextSizeH=1.500000000000 PcbTextThickness=0.300000000000 ModuleTextSizeV=1.000000000000 ModuleTextSizeH=1.000000000000 ModuleTextSizeThickness=0.150000000000 SolderMaskClearance=0.000000000000 SolderMaskMinWidth=0.000000000000 DrawSegmentWidth=0.200000000000 BoardOutlineThickness=0.100000000000 ModuleOutlineThickness=0.150000000000 [cvpcb] version=1 NetIExt=net [eeschema] version=1 LibDir= [eeschema/libraries] LibName1=power LibName2=device LibName3=transistors LibName4=conn LibName5=linear LibName6=regul LibName7=74xx LibName8=cmos4000 LibName9=adc-dac LibName10=memory LibName11=xilinx LibName12=microcontrollers LibName13=dsp LibName14=microchip LibName15=analog_switches LibName16=motorola LibName17=texas LibName18=intel LibName19=audio LibName20=interface LibName21=digital-audio LibName22=philips LibName23=display LibName24=cypress LibName25=siliconi LibName26=opto LibName27=atmel LibName28=contrib LibName29=valves ================================================ FILE: hardware/bldc_drive_v2/bldc_drive.kicad_pcb ================================================ (kicad_pcb (version 4) (host pcbnew "(2015-08-01 BZR 6032)-product") (general (links 105) (no_connects 0) (area 142.411474 48.8138 249.590046 120.235001) (thickness 1.6) (drawings 5) (tracks 441) (zones 0) (modules 58) (nets 39) ) (page A4) (layers (0 F.Cu signal) (31 B.Cu signal) (32 B.Adhes user) (33 F.Adhes user) (34 B.Paste user) (35 F.Paste user) (36 B.SilkS user) (37 F.SilkS user) (38 B.Mask user) (39 F.Mask user) (40 Dwgs.User user) (41 Cmts.User user) (42 Eco1.User user) (43 Eco2.User user) (44 Edge.Cuts user) (45 Margin user) (46 B.CrtYd user) (47 F.CrtYd user) (48 B.Fab user) (49 F.Fab user) ) (setup (last_trace_width 0.25) (user_trace_width 0.5) (user_trace_width 1) (user_trace_width 1.5) (user_trace_width 2) (user_trace_width 2.5) (user_trace_width 3) (user_trace_width 3.5) (user_trace_width 4) (user_trace_width 4.5) (trace_clearance 0.3) (zone_clearance 1) (zone_45_only no) (trace_min 0.2) (segment_width 0.2) (edge_width 0.15) (via_size 0.8) (via_drill 0.4) (via_min_size 0.4) (via_min_drill 0.3) (user_via 1.8 0.8) (uvia_size 0.3) (uvia_drill 0.1) (uvias_allowed no) (uvia_min_size 0.2) (uvia_min_drill 0.1) (pcb_text_width 0.3) (pcb_text_size 1.5 1.5) (mod_edge_width 0.15) (mod_text_size 1 1) (mod_text_width 0.15) (pad_size 1.9812 3.9624) (pad_drill 1.3208) (pad_to_mask_clearance 0.2) (aux_axis_origin 146 111) (grid_origin 146 111) (visible_elements FFFEFF7F) (pcbplotparams (layerselection 0x010f8_80000001) (usegerberextensions true) (excludeedgelayer true) (linewidth 0.100000) (plotframeref false) (viasonmask false) (mode 1) (useauxorigin true) (hpglpennumber 1) (hpglpenspeed 20) (hpglpendiameter 15) (hpglpenoverlay 2) (psnegative false) (psa4output false) (plotreference true) (plotvalue false) (plotinvisibletext false) (padsonsilk false) (subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 0) (scaleselection 1) (outputdirectory output/)) ) (net 0 "") (net 1 GND) (net 2 +48V) (net 3 +12V) (net 4 /MOTOR_C) (net 5 /MOTOR_A) (net 6 "Net-(C14-Pad1)") (net 7 /MOTOR_B) (net 8 "Net-(C15-Pad1)") (net 9 /L_C) (net 10 /H_C) (net 11 /L_B) (net 12 /H_B) (net 13 /L_A) (net 14 /H_A) (net 15 GNDPWR) (net 16 +5V) (net 17 "Net-(C16-Pad1)") (net 18 "Net-(Q1-Pad1)") (net 19 "Net-(Q2-Pad1)") (net 20 "Net-(Q3-Pad1)") (net 21 "Net-(Q4-Pad1)") (net 22 "Net-(Q5-Pad1)") (net 23 "Net-(Q6-Pad1)") (net 24 "Net-(R2-Pad1)") (net 25 "Net-(R3-Pad2)") (net 26 "Net-(R4-Pad1)") (net 27 "Net-(R5-Pad2)") (net 28 "Net-(R6-Pad1)") (net 29 "Net-(R7-Pad2)") (net 30 "Net-(C9-Pad1)") (net 31 /MEAS_BUS) (net 32 "Net-(P2-Pad1)") (net 33 "Net-(P2-Pad2)") (net 34 "Net-(P2-Pad3)") (net 35 "Net-(P2-Pad4)") (net 36 "Net-(P2-Pad5)") (net 37 "Net-(P2-Pad6)") (net 38 "Net-(F1-Pad1)") (net_class Default "This is the default net class." (clearance 0.3) (trace_width 0.25) (via_dia 0.8) (via_drill 0.4) (uvia_dia 0.3) (uvia_drill 0.1) (add_net +12V) (add_net +48V) (add_net +5V) (add_net /H_A) (add_net /H_B) (add_net /H_C) (add_net /L_A) (add_net /L_B) (add_net /L_C) (add_net /MEAS_BUS) (add_net /MOTOR_A) (add_net /MOTOR_B) (add_net /MOTOR_C) (add_net GND) (add_net GNDPWR) (add_net "Net-(C14-Pad1)") (add_net "Net-(C15-Pad1)") (add_net "Net-(C16-Pad1)") (add_net "Net-(C9-Pad1)") (add_net "Net-(F1-Pad1)") (add_net "Net-(P2-Pad1)") (add_net "Net-(P2-Pad2)") (add_net "Net-(P2-Pad3)") (add_net "Net-(P2-Pad4)") (add_net "Net-(P2-Pad5)") (add_net "Net-(P2-Pad6)") (add_net "Net-(Q1-Pad1)") (add_net "Net-(Q2-Pad1)") (add_net "Net-(Q3-Pad1)") (add_net "Net-(Q4-Pad1)") (add_net "Net-(Q5-Pad1)") (add_net "Net-(Q6-Pad1)") (add_net "Net-(R2-Pad1)") (add_net "Net-(R3-Pad2)") (add_net "Net-(R4-Pad1)") (add_net "Net-(R5-Pad2)") (add_net "Net-(R6-Pad1)") (add_net "Net-(R7-Pad2)") ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 5724765F) (tstamp 572B9673) (at 241 64) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247659) (tstamp 572B966E) (at 241 93) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 5724764F) (tstamp 572B9669) (at 214 108) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247647) (tstamp 572B9664) (at 164 108) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 57247640) (tstamp 572B965F) (at 149 93) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5 (layer F.Cu) (tedit 5628B1ED) (tstamp 561426FE) (at 158.35 81.23) (descr "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm") (tags "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 12,5mm") (path /55BDC1FD) (zone_connect 2) (fp_text reference C1 (at 0.985 -3.085) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 7.62) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.SilkS) (width 0.15)) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 8.89 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad 1 thru_hole circle (at 0 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_25x12.5mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5 (layer F.Cu) (tedit 5628B1F0) (tstamp 56142704) (at 181.21 81.23) (descr "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm") (tags "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 12,5mm") (path /55BDB66D) (zone_connect 2) (fp_text reference C2 (at 0.858 -2.958) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 7.62) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.SilkS) (width 0.15)) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 8.89 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad 1 thru_hole circle (at 0 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_25x12.5mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5 (layer F.Cu) (tedit 5628B1F4) (tstamp 5614270A) (at 204.07 81.23) (descr "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm") (tags "Electrolytic Capacitor, vertical, diameter 12,5mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 12,5mm") (path /55BDB5D6) (zone_connect 2) (fp_text reference C3 (at 0.731 -2.958) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 7.62) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.SilkS) (width 0.15)) (fp_line (start -1.016 -3.556) (end -1.016 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start -1.524 -3.048) (end -0.508 -3.048) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 8.89 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (pad 1 thru_hole circle (at 0 0) (size 2.99974 2.99974) (drill 1.19888) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_25x12.5mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Elko_ThroughHole:Elko_vert_20x10mm_RM5 (layer F.Cu) (tedit 5628B21F) (tstamp 56142710) (at 221 95) (descr "Electrolytic Capacitor, vertical, diameter 10mm, RM 5mm, radial,") (tags "Electrolytic Capacitor, vertical, diameter 10mm, RM 5mm, Elko, Electrolytkondensator, Kondensator gepolt, Durchmesser 10mm, radial,") (path /5614D429) (fp_text reference C4 (at 1.581 -2.631) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CP (at 2.54 6.35) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 0 -3.048) (end 0 -2.032) (layer F.SilkS) (width 0.15)) (fp_line (start -0.508 -2.54) (end 0.508 -2.54) (layer F.SilkS) (width 0.15)) (fp_line (start -0.508 -2.54) (end 0.508 -2.54) (layer F.Cu) (width 0.15)) (fp_line (start 0 -3.048) (end 0 -2.032) (layer F.Cu) (width 0.15)) (fp_circle (center 2.54 0) (end 7.62 0) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.08 0) (size 1.50114 1.50114) (drill 0.8001) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 1 thru_hole circle (at 0 0) (size 1.50114 1.50114) (drill 0.8001) (layers *.Cu *.Mask F.SilkS) (net 3 +12V)) (model Capacitors_Elko_ThroughHole.3dshapes/Elko_vert_20x10mm_RM5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B1DF) (tstamp 56142716) (at 190.735 102.82) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /55BDB710) (attr smd) (fp_text reference C5 (at 2.255 1.868) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 5614271C) (at 194.514 104.942 90) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /55BDB89E) (attr smd) (fp_text reference C6 (at 0 -2.3 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B223) (tstamp 56142722) (at 221.977 106.884 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /55BDB957) (attr smd) (fp_text reference C7 (at 1.36 1.936 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B218) (tstamp 5614272E) (at 231.502 94.057) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5614798C) (attr smd) (fp_text reference C9 (at 1.874 1.995) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 30 "Net-(C9-Pad1)")) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 56142746) (at 238.36 87.58) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /561486DC) (attr smd) (fp_text reference C13 (at 0 -2.3) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering (layer F.Cu) (tedit 5628B250) (tstamp 5614274C) (at 212.96 90.12) (descr "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (tags "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (path /55F0A5F6) (attr smd) (fp_text reference C14 (at -0.20066 -3.29946) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 22u (at -0.09906 3.59918) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.40334 -2.19964) (end -6.40334 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start -4.50088 2.19964) (end 4.50088 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start 4.50088 -2.19964) (end -4.50088 -2.19964) (layer F.SilkS) (width 0.15)) (fp_text user + (at -7.27 0.09) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.858 -3.20294) (end -6.858 -2.10312) (layer F.SilkS) (width 0.15)) (fp_line (start -7.45744 -2.70256) (end -6.25856 -2.70256) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 4 /MOTOR_C)) (pad 1 smd rect (at -3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(C14-Pad1)")) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeD_EIA-7343_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering (layer F.Cu) (tedit 5628B261) (tstamp 56142752) (at 167.24 90.755) (descr "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (tags "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (path /55BD6D33) (attr smd) (fp_text reference C15 (at -0.20066 -3.29946) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 22u (at -0.09906 3.59918) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.40334 -2.19964) (end -6.40334 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start -4.50088 2.19964) (end 4.50088 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start 4.50088 -2.19964) (end -4.50088 -2.19964) (layer F.SilkS) (width 0.15)) (fp_text user + (at -7.27 -0.291) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.858 -3.20294) (end -6.858 -2.10312) (layer F.SilkS) (width 0.15)) (fp_line (start -7.45744 -2.70256) (end -6.25856 -2.70256) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 5 /MOTOR_A)) (pad 1 smd rect (at -3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(C15-Pad1)")) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeD_EIA-7343_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering (layer F.Cu) (tedit 5628B25C) (tstamp 56142758) (at 190.1 90.755) (descr "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (tags "Tantal Cap. , Size D, EIA-7343, Hand Soldering,") (path /55F08867) (attr smd) (fp_text reference C16 (at -0.20066 -3.29946) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 22u (at -0.09906 3.59918) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.40334 -2.19964) (end -6.40334 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start -4.50088 2.19964) (end 4.50088 2.19964) (layer F.SilkS) (width 0.15)) (fp_line (start 4.50088 -2.19964) (end -4.50088 -2.19964) (layer F.SilkS) (width 0.15)) (fp_text user + (at -7.397 -0.037) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -6.858 -3.20294) (end -6.858 -2.10312) (layer F.SilkS) (width 0.15)) (fp_line (start -7.45744 -2.70256) (end -6.25856 -2.70256) (layer F.SilkS) (width 0.15)) (pad 2 smd rect (at 3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 7 /MOTOR_B)) (pad 1 smd rect (at -3.88874 0) (size 4.0005 2.70002) (layers F.Cu F.Paste F.Mask) (net 17 "Net-(C16-Pad1)")) (model Capacitors_Tantalum_SMD.3dshapes/TantalC_SizeD_EIA-7343_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 180)) ) ) (module Diodes_SMD:SMA_Handsoldering (layer F.Cu) (tedit 5628B22B) (tstamp 5614275E) (at 209.15 97.105 270) (descr "Diode SMA Handsoldering") (tags "Diode SMA Handsoldering") (path /55F0A5F0) (attr smd) (fp_text reference D1 (at -0.164 2.825 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value UF4007 (at 0.05 4.4 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.5 -2) (end 4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 -2) (end 4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 2) (end -4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.5 2) (end -4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.25 0) (end 0.3 -0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 -0.45) (end 0.3 0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 0.45) (end -0.25 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.25 -0.55) (end -0.25 0.55) (layer F.SilkS) (width 0.15)) (fp_text user K (at -3.25 2.9 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user A (at 3.05 2.85 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.79914 1.75006) (end -1.79914 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -1.79914 -1.75006) (end -1.79914 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 1.75006) (end 2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end -2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end -2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 -1.75006) (end 2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end 2.25044 1.75006) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end 2.25044 -1.75006) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(C14-Pad1)")) (pad 2 smd rect (at 2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (model Diodes_SMD.3dshapes/SMA_Handsoldering.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 180)) ) ) (module Diodes_SMD:SMA_Handsoldering (layer F.Cu) (tedit 5628B298) (tstamp 56142764) (at 162.795 97.74 270) (descr "Diode SMA Handsoldering") (tags "Diode SMA Handsoldering") (path /55BD6C0C) (attr smd) (fp_text reference D2 (at -0.799 2.698 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value UF4007 (at 0.05 4.4 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.5 -2) (end 4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 -2) (end 4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 2) (end -4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.5 2) (end -4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.25 0) (end 0.3 -0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 -0.45) (end 0.3 0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 0.45) (end -0.25 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.25 -0.55) (end -0.25 0.55) (layer F.SilkS) (width 0.15)) (fp_text user K (at -3.25 2.9 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user A (at 3.05 2.85 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.79914 1.75006) (end -1.79914 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -1.79914 -1.75006) (end -1.79914 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 1.75006) (end 2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end -2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end -2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 -1.75006) (end 2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end 2.25044 1.75006) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end 2.25044 -1.75006) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(C15-Pad1)")) (pad 2 smd rect (at 2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (model Diodes_SMD.3dshapes/SMA_Handsoldering.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 180)) ) ) (module Diodes_SMD:SMA_Handsoldering (layer F.Cu) (tedit 5628B1D3) (tstamp 5614276A) (at 185.655 97.74 270) (descr "Diode SMA Handsoldering") (tags "Diode SMA Handsoldering") (path /55F08861) (attr smd) (fp_text reference D3 (at -0.037 2.571 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value UF4007 (at 0.05 4.4 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -4.5 -2) (end 4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 -2) (end 4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start 4.5 2) (end -4.5 2) (layer F.CrtYd) (width 0.05)) (fp_line (start -4.5 2) (end -4.5 -2) (layer F.CrtYd) (width 0.05)) (fp_line (start -0.25 0) (end 0.3 -0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 -0.45) (end 0.3 0.45) (layer F.SilkS) (width 0.15)) (fp_line (start 0.3 0.45) (end -0.25 0) (layer F.SilkS) (width 0.15)) (fp_line (start -0.25 -0.55) (end -0.25 0.55) (layer F.SilkS) (width 0.15)) (fp_text user K (at -3.25 2.9 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text user A (at 3.05 2.85 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.79914 1.75006) (end -1.79914 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -1.79914 -1.75006) (end -1.79914 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 1.75006) (end 2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end -2.25044 1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end -2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start 2.25044 -1.75006) (end 2.25044 -1.39954) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 1.75006) (end 2.25044 1.75006) (layer F.SilkS) (width 0.15)) (fp_line (start -2.25044 -1.75006) (end 2.25044 -1.75006) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 17 "Net-(C16-Pad1)")) (pad 2 smd rect (at 2.49936 0 270) (size 3.50012 1.80086) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (model Diodes_SMD.3dshapes/SMA_Handsoldering.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 180)) ) ) (module Pin_Headers:Pin_Header_Angled_1x04 (layer F.Cu) (tedit 5628B238) (tstamp 56142772) (at 204.42 109.26 270) (descr "Through hole pin header") (tags "pin header") (path /5614B1B5) (fp_text reference P1 (at 0 -5.1 360) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X04 (at 0 -3.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -1.5 -1.75) (end -1.5 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start 10.65 -1.75) (end 10.65 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.5 -1.75) (end 10.65 -1.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.5 9.4) (end 10.65 9.4) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.3 -1.55) (end -1.3 0) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -1.55) (end -1.3 -1.55) (layer F.SilkS) (width 0.15)) (fp_line (start 4.191 -0.127) (end 10.033 -0.127) (layer F.SilkS) (width 0.15)) (fp_line (start 10.033 -0.127) (end 10.033 0.127) (layer F.SilkS) (width 0.15)) (fp_line (start 10.033 0.127) (end 4.191 0.127) (layer F.SilkS) (width 0.15)) (fp_line (start 4.191 0.127) (end 4.191 0) (layer F.SilkS) (width 0.15)) (fp_line (start 4.191 0) (end 10.033 0) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 -0.254) (end 1.143 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 0.254) (end 1.143 0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 2.286) (end 1.143 2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 2.794) (end 1.143 2.794) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 4.826) (end 1.143 4.826) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 5.334) (end 1.143 5.334) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 7.874) (end 1.143 7.874) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 7.366) (end 1.143 7.366) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 4.064 -1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 4.064 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 1.524 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 3.81) (end 4.064 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 2.286) (end 10.16 2.286) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 2.286) (end 10.16 2.794) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 2.794) (end 4.064 2.794) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 3.81) (end 4.064 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 1.27) (end 4.064 -1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 0.254) (end 4.064 0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 -0.254) (end 10.16 0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 -0.254) (end 10.16 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 4.064 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 1.524 1.27) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 6.35) (end 4.064 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 6.35) (end 1.524 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 8.89) (end 4.064 8.89) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 7.366) (end 10.16 7.366) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 7.366) (end 10.16 7.874) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 7.874) (end 4.064 7.874) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 8.89) (end 4.064 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 6.35) (end 4.064 3.81) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 5.334) (end 4.064 5.334) (layer F.SilkS) (width 0.15)) (fp_line (start 10.16 4.826) (end 10.16 5.334) (layer F.SilkS) (width 0.15)) (fp_line (start 4.064 4.826) (end 10.16 4.826) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 6.35) (end 4.064 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 3.81) (end 1.524 6.35) (layer F.SilkS) (width 0.15)) (fp_line (start 1.524 3.81) (end 4.064 3.81) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 2 thru_hole oval (at 0 2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) (net 31 /MEAS_BUS)) (pad 3 thru_hole oval (at 0 5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 4 thru_hole oval (at 0 7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (model Pin_Headers.3dshapes/Pin_Header_Angled_1x04.wrl (at (xyz 0 -0.15 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Pin_Headers:Pin_Header_Angled_1x08 (layer B.Cu) (tedit 5628B31E) (tstamp 5614277E) (at 173.94 109.26 270) (descr "Through hole pin header") (tags "pin header") (path /55BD9ADF) (fp_text reference P2 (at 0 5.1 270) (layer B.SilkS) hide (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_text value CONN_01X08 (at 7.837 3.46 270) (layer B.Fab) hide (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_line (start -1.5 1.75) (end -1.5 -19.55) (layer B.CrtYd) (width 0.05)) (fp_line (start 10.65 1.75) (end 10.65 -19.55) (layer B.CrtYd) (width 0.05)) (fp_line (start -1.5 1.75) (end 10.65 1.75) (layer B.CrtYd) (width 0.05)) (fp_line (start -1.5 -19.55) (end 10.65 -19.55) (layer B.CrtYd) (width 0.05)) (fp_line (start -1.3 1.55) (end -1.3 0) (layer B.SilkS) (width 0.15)) (fp_line (start 0 1.55) (end -1.3 1.55) (layer B.SilkS) (width 0.15)) (fp_line (start 4.191 0.127) (end 10.033 0.127) (layer B.SilkS) (width 0.15)) (fp_line (start 10.033 0.127) (end 10.033 -0.127) (layer B.SilkS) (width 0.15)) (fp_line (start 10.033 -0.127) (end 4.191 -0.127) (layer B.SilkS) (width 0.15)) (fp_line (start 4.191 -0.127) (end 4.191 0) (layer B.SilkS) (width 0.15)) (fp_line (start 4.191 0) (end 10.033 0) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -17.526) (end 1.143 -17.526) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -18.034) (end 1.143 -18.034) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 0.254) (end 1.143 0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -0.254) (end 1.143 -0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -2.286) (end 1.143 -2.286) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -2.794) (end 1.143 -2.794) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -4.826) (end 1.143 -4.826) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -5.334) (end 1.143 -5.334) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -15.494) (end 1.143 -15.494) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -14.986) (end 1.143 -14.986) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -12.954) (end 1.143 -12.954) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -12.446) (end 1.143 -12.446) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -10.414) (end 1.143 -10.414) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -9.906) (end 1.143 -9.906) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -7.874) (end 1.143 -7.874) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -7.366) (end 1.143 -7.366) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -13.97) (end 4.064 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -13.97) (end 1.524 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -16.51) (end 4.064 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -14.986) (end 10.16 -14.986) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -14.986) (end 10.16 -15.494) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -15.494) (end 4.064 -15.494) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -16.51) (end 4.064 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -19.05) (end 4.064 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -18.034) (end 4.064 -18.034) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -17.526) (end 10.16 -18.034) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -17.526) (end 10.16 -17.526) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -16.51) (end 1.524 -19.05) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -16.51) (end 4.064 -16.51) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -19.05) (end 4.064 -19.05) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 4.064 1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 4.064 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 1.524 -3.81) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -3.81) (end 4.064 -3.81) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -2.286) (end 10.16 -2.286) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -2.286) (end 10.16 -2.794) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -2.794) (end 4.064 -2.794) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -3.81) (end 4.064 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -1.27) (end 4.064 1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -0.254) (end 4.064 -0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 0.254) (end 10.16 -0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 0.254) (end 10.16 0.254) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -1.27) (end 4.064 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 1.27) (end 1.524 -1.27) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -8.89) (end 4.064 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -8.89) (end 1.524 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -11.43) (end 4.064 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -9.906) (end 10.16 -9.906) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -9.906) (end 10.16 -10.414) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -10.414) (end 4.064 -10.414) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -11.43) (end 4.064 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -13.97) (end 4.064 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -12.954) (end 4.064 -12.954) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -12.446) (end 10.16 -12.954) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -12.446) (end 10.16 -12.446) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -13.97) (end 4.064 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -11.43) (end 1.524 -13.97) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -11.43) (end 4.064 -11.43) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -6.35) (end 4.064 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -6.35) (end 1.524 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -8.89) (end 4.064 -8.89) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -7.366) (end 10.16 -7.366) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -7.366) (end 10.16 -7.874) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -7.874) (end 4.064 -7.874) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -8.89) (end 4.064 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -6.35) (end 4.064 -3.81) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -5.334) (end 4.064 -5.334) (layer B.SilkS) (width 0.15)) (fp_line (start 10.16 -4.826) (end 10.16 -5.334) (layer B.SilkS) (width 0.15)) (fp_line (start 4.064 -4.826) (end 10.16 -4.826) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -6.35) (end 4.064 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -3.81) (end 1.524 -6.35) (layer B.SilkS) (width 0.15)) (fp_line (start 1.524 -3.81) (end 4.064 -3.81) (layer B.SilkS) (width 0.15)) (pad 1 thru_hole rect (at 0 0 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 32 "Net-(P2-Pad1)")) (pad 2 thru_hole oval (at 0 -2.54 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 33 "Net-(P2-Pad2)")) (pad 3 thru_hole oval (at 0 -5.08 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 34 "Net-(P2-Pad3)")) (pad 4 thru_hole oval (at 0 -7.62 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 35 "Net-(P2-Pad4)")) (pad 5 thru_hole oval (at 0 -10.16 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 36 "Net-(P2-Pad5)")) (pad 6 thru_hole oval (at 0 -12.7 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 37 "Net-(P2-Pad6)")) (pad 7 thru_hole oval (at 0 -15.24 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 16 +5V)) (pad 8 thru_hole oval (at 0 -17.78 270) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask B.SilkS) (net 1 GND)) (model Pin_Headers.3dshapes/Pin_Header_Angled_1x08.wrl (at (xyz 0 -0.35 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 90)) ) ) (module Transistors_TO-220:TO-220_Neutral123_Horizontal (layer F.Cu) (tedit 562CDA0F) (tstamp 56142799) (at 158.35 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158562) (zone_connect 2) (fp_text reference Q1 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 18 "Net-(Q1-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 5 /MOTOR_A) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module Transistors_TO-220:TO-220_Neutral123_Horizontal (layer F.Cu) (tedit 562CDA1C) (tstamp 561427A1) (at 169.78 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158BA3) (zone_connect 2) (fp_text reference Q2 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 5 /MOTOR_A) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 19 "Net-(Q2-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module Transistors_TO-220:TO-220_Neutral123_Horizontal (layer F.Cu) (tedit 562CDA24) (tstamp 561427A9) (at 181.21 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158C45) (zone_connect 2) (fp_text reference Q3 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 20 "Net-(Q3-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 7 /MOTOR_B) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module Transistors_TO-220:TO-220_Neutral123_Horizontal (layer F.Cu) (tedit 562CDA2A) (tstamp 561427B1) (at 192.64 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158E2C) (zone_connect 2) (fp_text reference Q4 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 7 /MOTOR_B) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 21 "Net-(Q4-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module Transistors_TO-220:TO-220_Neutral123_Horizontal (layer F.Cu) (tedit 562CDA32) (tstamp 561427B9) (at 204.07 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /56158F60) (zone_connect 2) (fp_text reference Q5 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 2 +48V) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 22 "Net-(Q5-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 4 /MOTOR_C) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module Transistors_TO-220:TO-220_Neutral123_Horizontal (layer F.Cu) (tedit 562CDA38) (tstamp 561427C1) (at 215.5 72.34) (descr "TO-220, Neutral, Horizontal,") (tags "TO-220, Neutral, Horizontal,") (path /5615902B) (zone_connect 2) (fp_text reference Q6 (at 0 -22.3012) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Q_NMOS_GDS (at -0.29972 3.44932) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 -16.764) (end 1.778 -14.986) (layer F.SilkS) (width 0.15)) (fp_line (start -2.54 -3.683) (end -2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 0 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 2.54 -3.683) (end 2.54 -1.905) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end 5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -20.193) (end -5.334 -20.193) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -20.193) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -3.683) (end 5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start 5.334 -12.192) (end -5.334 -12.192) (layer F.SilkS) (width 0.15)) (fp_line (start -5.334 -12.192) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end -5.334 -3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 0 -3.683) (end 5.334 -3.683) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole oval (at 0 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 4 /MOTOR_C) (zone_connect 2)) (pad 1 thru_hole oval (at -2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 23 "Net-(Q6-Pad1)") (zone_connect 2)) (pad 3 thru_hole oval (at 2.54 0 90) (size 2.49936 1.50114) (drill 1.00076) (layers *.Cu *.Mask F.SilkS) (net 15 GNDPWR) (zone_connect 2)) (model Transistors_TO-220.3dshapes/TO-220_Neutral123_Horizontal.wrl (at (xyz 0 0 0)) (scale (xyz 0.3937 0.3937 0.3937)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_2512_HandSoldering (layer B.Cu) (tedit 5418A1CA) (tstamp 561427C7) (at 222.485 78.055 90) (descr "Resistor SMD 2512, hand soldering") (tags "resistor 2512") (path /55F5A7DA) (zone_connect 2) (attr smd) (fp_text reference R1 (at 0 3.1 90) (layer B.SilkS) (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_text value 10m (at 0 -3.1 90) (layer B.Fab) (effects (font (size 1 1) (thickness 0.15)) (justify mirror)) ) (fp_line (start -5.6 1.95) (end 5.6 1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start -5.6 -1.95) (end 5.6 -1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start -5.6 1.95) (end -5.6 -1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start 5.6 1.95) (end 5.6 -1.95) (layer B.CrtYd) (width 0.05)) (fp_line (start 2.6 -1.825) (end -2.6 -1.825) (layer B.SilkS) (width 0.15)) (fp_line (start -2.6 1.825) (end 2.6 1.825) (layer B.SilkS) (width 0.15)) (pad 1 smd rect (at -3.95 0 90) (size 2.7 3.2) (layers B.Cu B.Paste B.Mask) (net 15 GNDPWR) (zone_connect 2)) (pad 2 smd rect (at 3.95 0 90) (size 2.7 3.2) (layers B.Cu B.Paste B.Mask) (net 1 GND) (zone_connect 2)) (model Resistors_SMD.3dshapes/R_2512_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427CD) (at 153.27 74.88 90) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD6591) (attr smd) (fp_text reference R2 (at 0 -2.3 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 24 "Net-(R2-Pad1)")) (pad 2 smd rect (at 2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 18 "Net-(Q1-Pad1)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427D3) (at 169.145 81.23 270) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD64CB) (attr smd) (fp_text reference R3 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 19 "Net-(Q2-Pad1)")) (pad 2 smd rect (at 2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 25 "Net-(R3-Pad2)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427D9) (at 176.13 74.88 90) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD7C3D) (attr smd) (fp_text reference R4 (at 0 -2.3 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 26 "Net-(R4-Pad1)")) (pad 2 smd rect (at 2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 20 "Net-(Q3-Pad1)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427DF) (at 192.005 81.23 270) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD7C2B) (attr smd) (fp_text reference R5 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 21 "Net-(Q4-Pad1)")) (pad 2 smd rect (at 2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 27 "Net-(R5-Pad2)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5628B1F8) (tstamp 561427E5) (at 198.99 74.88 90) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD8256) (attr smd) (fp_text reference R6 (at 2.196 -2.317 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 28 "Net-(R6-Pad1)")) (pad 2 smd rect (at 2 0 90) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 22 "Net-(Q5-Pad1)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_1206_HandSoldering (layer F.Cu) (tedit 5418A20D) (tstamp 561427EB) (at 214.865 81.23 270) (descr "Resistor SMD 1206, hand soldering") (tags "resistor 1206") (path /55BD8244) (attr smd) (fp_text reference R7 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10 (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.3 -1.2) (end 3.3 -1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.3 -1.2) (end -3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.3 -1.2) (end 3.3 1.2) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 1.075) (end -1 1.075) (layer F.SilkS) (width 0.15)) (fp_line (start -1 -1.075) (end 1 -1.075) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 23 "Net-(Q6-Pad1)")) (pad 2 smd rect (at 2 0 270) (size 2 1.7) (layers F.Cu F.Paste F.Mask) (net 29 "Net-(R7-Pad2)")) (model Resistors_SMD.3dshapes/R_1206_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Transistors_SMD:sot404 (layer F.Cu) (tedit 5628B225) (tstamp 561427FE) (at 231 104 270) (descr SOT404) (path /5614A734) (attr smd) (fp_text reference U1 (at -0.074 3.339 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 7805_NUMB (at -0.20066 1.09982 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -5.0038 -6.9723) (end -5.0038 -9.3345) (layer F.SilkS) (width 0.15)) (fp_line (start -5.0038 -9.3345) (end 5.0038 -9.3345) (layer F.SilkS) (width 0.15)) (fp_line (start 5.0038 -9.3345) (end 5.0038 -6.9723) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9972 7.0104) (end 2.9972 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9939 7.0104) (end 2.9972 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start 1.9939 2.6797) (end 1.9939 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start -2.9972 2.6797) (end -2.9972 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start -2.9972 7.0104) (end -1.9939 7.0104) (layer F.SilkS) (width 0.15)) (fp_line (start -1.9939 7.0104) (end -1.9939 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start -5.3467 -6.9723) (end 5.3467 -6.9723) (layer F.SilkS) (width 0.15)) (fp_line (start 5.3467 -6.9723) (end 5.3467 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start 5.3467 2.6797) (end -5.3467 2.6797) (layer F.SilkS) (width 0.15)) (fp_line (start -5.3467 2.6797) (end -5.3467 -6.9723) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.49936 5.5499 270) (size 1.99898 3.79984) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 3 smd rect (at 2.49936 5.5499 270) (size 1.99898 3.79984) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 2 smd rect (at 0 -5.5499 270) (size 11.50112 8.99922) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Transistors_SMD.3dshapes/sot404.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B21D) (tstamp 5614280A) (at 232.01 90.12) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /5614796B) (attr smd) (fp_text reference U2 (at -4.476 -1.815 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value INA27x (at 0 3.5) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 2 smd rect (at -2.7 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 3 smd rect (at -2.7 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 30 "Net-(C9-Pad1)")) (pad 4 smd rect (at -2.7 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 30 "Net-(C9-Pad1)")) (pad 5 smd rect (at 2.7 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 31 /MEAS_BUS)) (pad 6 smd rect (at 2.7 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 16 +5V)) (pad 7 smd rect (at 2.7 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask)) (pad 8 smd rect (at 2.7 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B22E) (tstamp 5614282E) (at 214.23 96.47 90) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /55F0A602) (attr smd) (fp_text reference U5 (at -3.265 3.525 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value IR2101 (at 0 3.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at -2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 10 /H_C)) (pad 3 smd rect (at -2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 9 /L_C)) (pad 4 smd rect (at -2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 5 smd rect (at 2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 29 "Net-(R7-Pad2)")) (pad 6 smd rect (at 2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 4 /MOTOR_C)) (pad 7 smd rect (at 2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 28 "Net-(R6-Pad1)")) (pad 8 smd rect (at 2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 6 "Net-(C14-Pad1)")) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B26E) (tstamp 5614283A) (at 167.875 97.105 90) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /55F052F6) (attr smd) (fp_text reference U6 (at -0.344 3.652 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value IR2101 (at 0 3.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at -2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 14 /H_A)) (pad 3 smd rect (at -2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 13 /L_A)) (pad 4 smd rect (at -2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 5 smd rect (at 2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 25 "Net-(R3-Pad2)")) (pad 6 smd rect (at 2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 5 /MOTOR_A)) (pad 7 smd rect (at 2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 24 "Net-(R2-Pad1)")) (pad 8 smd rect (at 2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 8 "Net-(C15-Pad1)")) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm (layer F.Cu) (tedit 5628B1DC) (tstamp 56142846) (at 190.735 97.105 90) (descr "8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC] (see Microchip Packaging Specification 00000049BS.pdf)") (tags "SOIC 1.27") (path /55F08873) (attr smd) (fp_text reference U7 (at -2.884 3.652 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value IR2101 (at 0 3.5 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -3.75 -2.75) (end -3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start 3.75 -2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 -2.75) (end 3.75 -2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -3.75 2.75) (end 3.75 2.75) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.075 -2.575) (end -2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 -2.575) (end 2.075 -2.43) (layer F.SilkS) (width 0.15)) (fp_line (start 2.075 2.575) (end 2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end -2.075 2.43) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.575) (end 2.075 -2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 2.575) (end 2.075 2.575) (layer F.SilkS) (width 0.15)) (fp_line (start -2.075 -2.43) (end -3.475 -2.43) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at -2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 12 /H_B)) (pad 3 smd rect (at -2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 11 /L_B)) (pad 4 smd rect (at -2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (pad 5 smd rect (at 2.7 1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 27 "Net-(R5-Pad2)")) (pad 6 smd rect (at 2.7 0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 7 /MOTOR_B)) (pad 7 smd rect (at 2.7 -0.635 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 26 "Net-(R4-Pad1)")) (pad 8 smd rect (at 2.7 -1.905 90) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (net 17 "Net-(C16-Pad1)")) (model Housings_SOIC.3dshapes/SOIC-8_3.9x4.9mm_Pitch1.27mm.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 56265610) (at 186.925 72.34 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5626705B) (attr smd) (fp_text reference C17 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 +48V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 56265616) (at 209.785 72.34 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /562671BE) (attr smd) (fp_text reference C18 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 +48V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5415D7BD) (tstamp 5626561C) (at 164.065 72.34 270) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /56267264) (attr smd) (fp_text reference C19 (at 0 -2.3 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 2 +48V)) (pad 2 smd rect (at 1.5 0 270) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B29E) (tstamp 56265935) (at 167.875 102.82) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /56268E94) (attr smd) (fp_text reference C20 (at -3.587 0.598) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B29A) (tstamp 5626593B) (at 158.192 98.338 90) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /56268FD4) (attr smd) (fp_text reference C21 (at 0 -2.032 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0 90) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Capacitors_SMD:C_1206 (layer F.Cu) (tedit 5628B231) (tstamp 56265941) (at 214.23 102.185) (descr "Capacitor SMD 1206, reflow soldering, AVX (see smccp.pdf)") (tags "capacitor 1206") (path /5626907F) (attr smd) (fp_text reference C22 (at 4.033 0.217) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value C (at 0 2.3) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.3 -1.15) (end 2.3 -1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.3 -1.15) (end -2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.3 -1.15) (end 2.3 1.15) (layer F.CrtYd) (width 0.05)) (fp_line (start 1 -1.025) (end -1 -1.025) (layer F.SilkS) (width 0.15)) (fp_line (start -1 1.025) (end 1 1.025) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 3 +12V)) (pad 2 smd rect (at 1.5 0) (size 1 1.6) (layers F.Cu F.Paste F.Mask) (net 1 GND)) (model Capacitors_SMD.3dshapes/C_1206.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B243) (tstamp 5628A528) (at 208.992 104.688 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628B4D2) (attr smd) (fp_text reference R10 (at -0.103 -3.387 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 9 /L_C)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 37 "Net-(P2-Pad6)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B242) (tstamp 5628A534) (at 208.992 102.656 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628BD9C) (attr smd) (fp_text reference R11 (at 0.008 -3.736 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 10 /H_C)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 36 "Net-(P2-Pad5)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B28E) (tstamp 5628A540) (at 184 106 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628BE84) (attr smd) (fp_text reference R12 (at -1.37 1.947 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 11 /L_B)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 35 "Net-(P2-Pad4)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B28B) (tstamp 5628A54C) (at 178 106 180) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628BF70) (attr smd) (fp_text reference R13 (at 3.171 0.169 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 12 /H_B)) (pad 2 smd rect (at 1.35 0 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 34 "Net-(P2-Pad3)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 54189DEE) (tstamp 5628A558) (at 170 107 270) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628C060) (attr smd) (fp_text reference R14 (at 0 -2.1 270) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 13 /L_A)) (pad 2 smd rect (at 1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 33 "Net-(P2-Pad2)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 5628B2A2) (tstamp 5628A564) (at 168 107 270) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /5628C154) (attr smd) (fp_text reference R15 (at 3.022 0.156 360) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 150 (at 0 2.1 270) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 14 /H_A)) (pad 2 smd rect (at 1.35 0 270) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 32 "Net-(P2-Pad1)")) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Resistors_SMD:R_0805_HandSoldering (layer F.Cu) (tedit 54189DEE) (tstamp 562A8274) (at 232.106 89.448 90) (descr "Resistor SMD 0805, hand soldering") (tags "resistor 0805") (path /562A861D) (attr smd) (fp_text reference R16 (at 0 -2.1 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value NM (at 0 2.1 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start -2.4 -1) (end 2.4 -1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.4 -1) (end -2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 2.4 -1) (end 2.4 1) (layer F.CrtYd) (width 0.05)) (fp_line (start 0.6 0.875) (end -0.6 0.875) (layer F.SilkS) (width 0.15)) (fp_line (start -0.6 -0.875) (end 0.6 -0.875) (layer F.SilkS) (width 0.15)) (pad 1 smd rect (at -1.35 0 90) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 31 /MEAS_BUS)) (pad 2 smd rect (at 1.35 0 90) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask) (net 15 GNDPWR)) (model Resistors_SMD.3dshapes/R_0805_HandSoldering.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) ) (module Fuse_Holders_and_Fuses:Fuseholder5x20_horiz_open_inline_Type-I (layer F.Cu) (tedit 0) (tstamp 572468D8) (at 209.5 64.81 180) (descr "Fuseholder, 5x20, open, horizontal, Type-I, Inline,") (tags "Fuseholder, 5x20, open, horizontal, Type-I, Inline, Sicherungshalter, offen,") (path /5724AD32) (fp_text reference F1 (at 0 -5.08 180) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value 10A? (at 1.27 5.08 180) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 3.2512 0) (end -3.2512 0) (layer F.SilkS) (width 0.15)) (fp_line (start 3.2512 -3.50012) (end 3.2512 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 3.50012) (end 3.2512 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 -3.50012) (end 3.2512 -3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -10.74928 2.49936) (end -11.99896 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start -10.50036 -2.49936) (end -11.99896 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 1.50114 2.49936) (end -10.74928 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 1.24968 -2.49936) (end -10.50036 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 2.49936) (end 1.50114 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 -2.49936) (end 1.24968 -2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 11.99896 -2.49936) (end 11.99896 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start 12.99972 -3.50012) (end 11.99896 -3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 12.99972 -3.50012) (end 12.99972 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start 12.99972 3.50012) (end 11.99896 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -11.99896 -2.49936) (end -11.99896 2.49936) (layer F.SilkS) (width 0.15)) (fp_line (start -3.2512 -3.50012) (end -12.99972 -3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -12.99972 -3.50012) (end -12.99972 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -3.2512 3.50012) (end -12.99972 3.50012) (layer F.SilkS) (width 0.15)) (fp_line (start -3.2512 -3.50012) (end -3.2512 3.50012) (layer F.SilkS) (width 0.15)) (pad 2 thru_hole circle (at 5.00126 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 2 +48V)) (pad 2 thru_hole circle (at 9.99998 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 2 +48V)) (pad 1 thru_hole circle (at -5.00126 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 38 "Net-(F1-Pad1)")) (pad 1 thru_hole circle (at -9.99998 0 180) (size 2.3495 2.3495) (drill 1.34874) (layers *.Cu *.Mask F.SilkS) (net 38 "Net-(F1-Pad1)")) ) (module Mounting_Holes:MountingHole_3mm (layer F.Cu) (tedit 0) (tstamp 572471C5) (at 149 64) (descr "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (tags "Mounting hole, Befestigungsbohrung, 3mm, No Annular, Kein Restring,") (fp_text reference REF** (at 0 -4.0005) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value MountingHole_3mm (at 1.00076 5.00126) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_circle (center 0 0) (end 3 0) (layer Cmts.User) (width 0.381)) (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 3) (layers)) ) (module Connect:AK300-2 (layer F.Cu) (tedit 57247891) (tstamp 57247986) (at 229.82 73.7 90) (descr CONNECTOR) (tags CONNECTOR) (path /55BDD315) (attr virtual) (fp_text reference P3 (at -1.92 -6.985 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X02 (at 2.779 7.747 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 8.363 -6.473) (end -2.83 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 8.363 6.473) (end 8.363 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 6.473) (end 8.363 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 -6.473) (end -2.83 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.2596 2.54) (end 1.2804 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 1.2804 2.54) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 -0.254) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 2.54) (end -1.2596 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 6.2842 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 6.2842 2.54) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 -0.254) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 3.7442 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 8.113 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -6.223) (end 8.113 -1.397) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -1.397) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 5.461) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 5.207) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 4.064) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 8.113 5.461) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 2.9822 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 6.223) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.0424 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.9822 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 6.223) (end 2.0424 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 2.9822 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 4.318) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end 2.0424 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 4.318) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 6.6652 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 3.3632 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 3.683) (end 3.3632 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end 1.6614 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end -1.6406 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 3.683) (end -1.6406 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 0.508) (end -1.2596 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 0.508) (end 1.2804 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 0.508) (end 3.7442 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 0.508) (end 6.2842 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.58 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -2.58 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -1.651) (end 7.605 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -3.175) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -3.429) (end 2.9822 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -5.969) (end 7.0462 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -5.969) (end 7.0462 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -3.429) (end 2.9822 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end 2.0424 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end -2.0216 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -3.429) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -5.969) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3886 -4.445) (end 6.4366 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start 3.5156 -4.318) (end 6.5636 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6152 -4.445) (end 1.43534 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start -1.4882 -4.318) (end 1.5598 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -0.254) (end 1.6614 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -1.6406 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 -0.635) (end 1.6614 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 6.6652 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -0.254) (end 3.3632 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_arc (start 6.0302 -4.59486) (end 6.53566 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 5.065 -6.0706) (end 6.52804 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 4.98626 -3.7084) (end 3.3886 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 3.8712 -4.64566) (end 3.58164 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 1.0264 -4.59486) (end 1.5344 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 0.06374 -6.0706) (end 1.52678 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start -0.01246 -3.7084) (end -1.6152 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start -1.1326 -4.64566) (end -1.41962 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole oval (at 0 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 2 thru_hole oval (at 5 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 38 "Net-(F1-Pad1)")) ) (module Connect:AK300-2 (layer F.Cu) (tedit 57247891) (tstamp 5724798C) (at 229.82 83.86 90) (descr CONNECTOR) (tags CONNECTOR) (path /5614D2EA) (attr virtual) (fp_text reference P4 (at -1.92 -6.985 90) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X02 (at 2.779 7.747 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 8.363 -6.473) (end -2.83 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 8.363 6.473) (end 8.363 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 6.473) (end 8.363 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 -6.473) (end -2.83 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.2596 2.54) (end 1.2804 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 1.2804 2.54) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 -0.254) (end 1.2804 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2596 2.54) (end -1.2596 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 6.2842 2.54) (layer F.SilkS) (width 0.15)) (fp_line (start 6.2842 2.54) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 -0.254) (end 6.2842 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7442 2.54) (end 3.7442 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -6.223) (end 8.113 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -6.223) (end 8.113 -1.397) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 -1.397) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 5.461) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 5.207) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 4.064) (end 7.605 5.207) (layer F.SilkS) (width 0.15)) (fp_line (start 8.113 3.81) (end 8.113 5.461) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 2.9822 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 6.223) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 6.223) (end 7.605 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.0424 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 6.223) (end 2.9822 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 6.223) (end 2.0424 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 7.0462 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 4.318) (end 2.9822 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 4.318) (end 7.0462 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end -2.0216 4.318) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 4.318) (end 2.0424 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 4.318) (end -2.0216 6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 6.6652 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 3.683) (end 3.3632 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 3.683) (end 3.3632 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end 1.6614 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 3.683) (end -1.6406 3.683) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 3.683) (end -1.6406 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 0.508) (end -1.2596 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 0.508) (end 1.2804 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 0.508) (end 3.7442 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 0.508) (end 6.2842 0.508) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.223) (end -2.58 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -2.58 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -1.651) (end 7.605 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 7.605 4.064) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end 7.605 -3.175) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.175) (end -2.58 -6.223) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -3.175) (end 7.605 -1.651) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -3.429) (end 2.9822 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -5.969) (end 7.0462 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -5.969) (end 7.0462 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -3.429) (end 2.9822 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end 2.0424 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -3.429) (end -2.0216 -3.429) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -3.429) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -5.969) (end -2.0216 -5.969) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3886 -4.445) (end 6.4366 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start 3.5156 -4.318) (end 6.5636 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6152 -4.445) (end 1.43534 -5.08) (layer F.SilkS) (width 0.15)) (fp_line (start -1.4882 -4.318) (end 1.5598 -4.953) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0216 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0424 -0.254) (end 1.6614 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.254) (end -1.6406 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.635) (end -1.6406 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6406 -0.635) (end 1.6614 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6614 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.605 -0.635) (end 6.6652 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6652 -0.635) (end 3.3632 -0.635) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0462 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9822 -0.254) (end 3.3632 -0.254) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3632 -0.254) (end 6.6652 -0.254) (layer F.SilkS) (width 0.15)) (fp_arc (start 6.0302 -4.59486) (end 6.53566 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 5.065 -6.0706) (end 6.52804 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 4.98626 -3.7084) (end 3.3886 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 3.8712 -4.64566) (end 3.58164 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 1.0264 -4.59486) (end 1.5344 -5.05206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 0.06374 -6.0706) (end 1.52678 -4.11734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start -0.01246 -3.7084) (end -1.6152 -5.0038) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start -1.1326 -4.64566) (end -1.41962 -4.1275) (angle 104.2) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole oval (at 0 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 1 GND)) (pad 2 thru_hole oval (at 5 0 90) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 3 +12V)) ) (module Connect:AK300-3 (layer F.Cu) (tedit 57247873) (tstamp 57247993) (at 181.814 63.54) (descr CONNECTOR) (tags CONNECTOR) (path /55BDD7DD) (attr virtual) (fp_text reference P5 (at -1.945 -6.995) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value CONN_01X03 (at 2.754 7.737) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 13.418 -6.473) (end -2.83 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 13.418 6.473) (end 13.418 -6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 6.473) (end 13.418 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start -2.83 -6.473) (end -2.83 6.473) (layer F.CrtYd) (width 0.05)) (fp_line (start 12.66 -0.645) (end -2.5165 -0.645) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0245 3.9905) (end 8.0245 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 12.0885 6.213) (end 7.58 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 7.58 -3.185) (end 12.5965 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -6.233) (end 12.66 -6.233) (layer F.SilkS) (width 0.15)) (fp_arc (start 8.9262 -4.65566) (end 8.63664 -4.1375) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 10.04126 -3.7184) (end 8.4436 -5.0138) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 10.12 -6.0806) (end 11.58304 -4.12734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 11.0852 -4.60486) (end 11.59066 -5.06206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4182 -0.264) (end 11.7202 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 -0.264) (end 8.4182 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -0.264) (end 11.7202 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.5706 -4.328) (end 11.6186 -4.963) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4436 -4.455) (end 11.4916 -5.09) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -3.439) (end 8.0372 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -5.979) (end 12.1012 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 -5.979) (end 12.1012 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 -3.439) (end 8.0372 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -3.185) (end 12.66 -1.661) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -0.645) (end 12.66 4.054) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -1.661) (end 12.66 -0.645) (layer F.SilkS) (width 0.15)) (fp_line (start 11.7202 0.498) (end 11.3392 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4182 0.498) (end 8.7992 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 8.4182 3.673) (end 8.4182 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 11.7202 3.673) (end 8.4182 3.673) (layer F.SilkS) (width 0.15)) (fp_line (start 11.7202 3.673) (end 11.7202 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 4.308) (end 12.1012 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 4.308) (end 12.1012 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 6.213) (end 12.66 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 12.1012 -0.264) (end 12.1012 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0372 6.213) (end 8.0372 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 3.8) (end 13.168 5.451) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 4.054) (end 12.66 5.197) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 3.8) (end 12.66 4.054) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 5.197) (end 12.66 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 5.451) (end 12.66 5.197) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 -1.407) (end 12.66 -1.661) (layer F.SilkS) (width 0.15)) (fp_line (start 13.168 -6.233) (end 13.168 -1.407) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -6.233) (end 13.168 -6.233) (layer F.SilkS) (width 0.15)) (fp_line (start 12.66 -6.233) (end 12.66 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start 8.7992 2.53) (end 8.7992 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.7992 -0.264) (end 11.3392 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 11.3392 2.53) (end 11.3392 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.7992 2.53) (end 11.3392 2.53) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2846 2.53) (end 1.2554 2.53) (layer F.SilkS) (width 0.15)) (fp_line (start 1.2554 2.53) (end 1.2554 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2846 -0.264) (end 1.2554 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start -1.2846 2.53) (end -1.2846 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7192 2.53) (end 6.2592 2.53) (layer F.SilkS) (width 0.15)) (fp_line (start 6.2592 2.53) (end 6.2592 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7192 -0.264) (end 6.2592 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.7192 2.53) (end 3.7192 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0245 5.197) (end 8.0245 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 8.0245 4.054) (end 8.0245 5.197) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 6.213) (end 2.9572 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -0.264) (end 7.0212 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 6.213) (end 7.0212 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 6.213) (end 7.58 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 6.213) (end 2.0174 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 6.213) (end 2.9572 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 -0.264) (end -2.0466 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.213) (end -2.0466 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 6.213) (end 2.0174 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 4.308) (end 7.0212 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 4.308) (end 2.9572 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 4.308) (end 7.0212 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 4.308) (end -2.0466 4.308) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 4.308) (end 2.0174 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 4.308) (end -2.0466 6.213) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6402 3.673) (end 6.6402 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6402 3.673) (end 3.3382 3.673) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3382 3.673) (end 3.3382 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 3.673) (end 1.6364 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 3.673) (end -1.6656 3.673) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6656 3.673) (end -1.6656 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6656 0.498) (end -1.2846 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 0.498) (end 1.2554 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3382 0.498) (end 3.7192 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start 6.6402 0.498) (end 6.2592 0.498) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 6.213) (end -2.58 -0.645) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -0.645) (end -2.58 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.185) (end 7.58 -3.185) (layer F.SilkS) (width 0.15)) (fp_line (start -2.58 -3.185) (end -2.58 -6.233) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 -3.439) (end 2.9572 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 -5.979) (end 7.0212 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -5.979) (end 7.0212 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -3.439) (end 2.9572 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -3.439) (end 2.0174 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -3.439) (end -2.0466 -3.439) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 -3.439) (end -2.0466 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -5.979) (end -2.0466 -5.979) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3636 -4.455) (end 6.4116 -5.09) (layer F.SilkS) (width 0.15)) (fp_line (start 3.4906 -4.328) (end 6.5386 -4.963) (layer F.SilkS) (width 0.15)) (fp_line (start -1.6402 -4.455) (end 1.41034 -5.09) (layer F.SilkS) (width 0.15)) (fp_line (start -1.5132 -4.328) (end 1.5348 -4.963) (layer F.SilkS) (width 0.15)) (fp_line (start -2.0466 -0.264) (end -1.6656 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 2.0174 -0.264) (end 1.6364 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 1.6364 -0.264) (end -1.6656 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 7.0212 -0.264) (end 6.6402 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 2.9572 -0.264) (end 3.3382 -0.264) (layer F.SilkS) (width 0.15)) (fp_line (start 3.3382 -0.264) (end 6.6402 -0.264) (layer F.SilkS) (width 0.15)) (fp_arc (start 6.0052 -4.60486) (end 6.51066 -5.06206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 5.04 -6.0806) (end 6.50304 -4.12734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 4.96126 -3.7184) (end 3.3636 -5.0138) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start 3.8462 -4.65566) (end 3.55664 -4.1375) (angle 104.2) (layer F.SilkS) (width 0.15)) (fp_arc (start 1.0014 -4.60486) (end 1.5094 -5.06206) (angle 90.5) (layer F.SilkS) (width 0.15)) (fp_arc (start 0.03874 -6.0806) (end 1.50178 -4.12734) (angle 75.5) (layer F.SilkS) (width 0.15)) (fp_arc (start -0.03746 -3.7184) (end -1.6402 -5.0138) (angle 100) (layer F.SilkS) (width 0.15)) (fp_arc (start -1.1576 -4.65566) (end -1.44462 -4.1375) (angle 104.2) (layer F.SilkS) (width 0.15)) (pad 1 thru_hole oval (at 0 0) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 5 /MOTOR_A)) (pad 2 thru_hole oval (at 5 0) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 7 /MOTOR_B)) (pad 3 thru_hole oval (at 10 0) (size 1.9812 3.9624) (drill 1.3208) (layers *.Cu *.Mask F.SilkS) (net 4 /MOTOR_C)) ) (gr_text "BLDC Driver\n(C) Pekka Roivainen" (at 154.382 103.799) (layer F.SilkS) (effects (font (size 1 1) (thickness 0.25))) ) (gr_line (start 146 111) (end 146 61) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 111) (end 146 111) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 244 61) (end 244 111) (angle 90) (layer Edge.Cuts) (width 0.15)) (gr_line (start 146 61) (end 244 61) (angle 90) (layer Edge.Cuts) (width 0.15)) (segment (start 228.2 83.77) (end 231.502 83.77) (width 0.5) (layer F.Cu) (net 1)) (segment (start 231.629 83.516) (end 234.042 83.516) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CDD)) (segment (start 231.629 83.643) (end 231.629 83.516) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CDC)) (segment (start 231.502 83.77) (end 231.629 83.643) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CDB)) (segment (start 228.2 73.61) (end 230.105 73.61) (width 0.5) (layer F.Cu) (net 1)) (segment (start 230.105 73.61) (end 234.042 77.547) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CD4)) (segment (start 234.042 77.547) (end 234.042 83.516) (width 0.5) (layer F.Cu) (net 1) (tstamp 56266CD5)) (segment (start 204.42 109.26) (end 204.42 105.069) (width 0.25) (layer F.Cu) (net 1)) (segment (start 202.642 104.688) (end 201.753 104.688) (width 0.25) (layer F.Cu) (net 1) (tstamp 572473BF)) (via (at 202.642 104.688) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1)) (segment (start 204.039 104.688) (end 202.642 104.688) (width 0.25) (layer B.Cu) (net 1) (tstamp 572473BC)) (via (at 204.039 104.688) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1)) (segment (start 204.42 105.069) (end 204.039 104.688) (width 0.25) (layer F.Cu) (net 1) (tstamp 572473B5)) (segment (start 217.755 102.021) (end 217.755 100.751) (width 0.25) (layer F.Cu) (net 1)) (segment (start 217.591 102.185) (end 217.755 102.021) (width 0.25) (layer F.Cu) (net 1) (tstamp 57246DBA)) (segment (start 215.73 102.185) (end 217.591 102.185) (width 0.25) (layer F.Cu) (net 1)) (segment (start 218.136 100.37) (end 219.66 100.37) (width 0.25) (layer B.Cu) (net 1) (tstamp 5724734C)) (segment (start 217.882 100.624) (end 218.136 100.37) (width 0.25) (layer B.Cu) (net 1) (tstamp 5724734B)) (via (at 217.882 100.624) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 217.755 100.751) (end 217.882 100.624) (width 0.25) (layer F.Cu) (net 1) (tstamp 57247348)) (segment (start 204.42 109.26) (end 207.468 109.26) (width 2) (layer B.Cu) (net 1)) (via (at 207.468 109.26) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 207.468 109.26) (end 210.262 109.26) (width 2) (layer F.Cu) (net 1) (tstamp 57246B56)) (via (at 210.262 109.26) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 169.375 102.82) (end 170.675 102.82) (width 0.25) (layer F.Cu) (net 1)) (segment (start 171.4 103.545) (end 172.924 103.545) (width 0.25) (layer B.Cu) (net 1) (tstamp 57246D36)) (via (at 171.4 103.545) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 170.675 102.82) (end 171.4 103.545) (width 0.25) (layer F.Cu) (net 1) (tstamp 57246D34)) (segment (start 229.31 89.485) (end 230.201 89.485) (width 0.5) (layer F.Cu) (net 1)) (segment (start 230.709 91.764) (end 233.002 94.057) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82B7)) (segment (start 195.585 102.82) (end 195.585 101.526) (width 1) (layer F.Cu) (net 1)) (segment (start 193.632 101.423) (end 192.235 102.82) (width 1) (layer F.Cu) (net 1) (tstamp 56266F0A)) (segment (start 193.656 101.423) (end 193.632 101.423) (width 1) (layer F.Cu) (net 1) (tstamp 56266F09)) (segment (start 194.164 100.915) (end 193.656 101.423) (width 1) (layer F.Cu) (net 1) (tstamp 56266F08)) (via (at 194.164 100.915) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 196.196 100.915) (end 194.164 100.915) (width 1) (layer B.Cu) (net 1) (tstamp 56266F05)) (via (at 196.196 100.915) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 195.585 101.526) (end 196.196 100.915) (width 1) (layer F.Cu) (net 1) (tstamp 56266F01)) (segment (start 158.985 96.875) (end 156.136 96.838) (width 1) (layer F.Cu) (net 1)) (segment (start 155.525 101.005) (end 161.144 104.979) (width 1) (layer F.Cu) (net 1) (tstamp 56266E1E)) (via (at 155.525 101.005) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 155.525 97.449) (end 155.525 101.005) (width 1) (layer B.Cu) (net 1) (tstamp 56266E1C)) (segment (start 155.652 97.322) (end 155.525 97.449) (width 1) (layer B.Cu) (net 1) (tstamp 56266E1B)) (via (at 155.652 97.322) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 156.136 96.838) (end 155.652 97.322) (width 1) (layer F.Cu) (net 1) (tstamp 56266E15)) (segment (start 169.78 99.805) (end 169.78 99.391) (width 1) (layer F.Cu) (net 1)) (segment (start 169.78 99.391) (end 170.542 98.629) (width 1) (layer F.Cu) (net 1) (tstamp 56266E08)) (via (at 171.685 99.645) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 1)) (segment (start 170.542 98.629) (end 171.685 99.645) (width 1) (layer F.Cu) (net 1) (tstamp 56266E0B)) (segment (start 228.2 73.61) (end 222.98 73.61) (width 4) (layer B.Cu) (net 1)) (segment (start 222.98 73.61) (end 222.485 74.105) (width 4) (layer B.Cu) (net 1) (tstamp 5626650D)) (segment (start 216.135 99.17) (end 216.135 101.78) (width 0.5) (layer F.Cu) (net 1)) (segment (start 216.135 101.78) (end 215.73 102.185) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265F23)) (segment (start 192.64 99.805) (end 192.64 102.415) (width 0.5) (layer F.Cu) (net 1)) (segment (start 192.64 102.415) (end 192.235 102.82) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265F0D)) (segment (start 169.375 102.82) (end 169.375 101.955) (width 0.5) (layer F.Cu) (net 1)) (segment (start 169.78 101.55) (end 169.78 99.805) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265ED6)) (segment (start 169.375 101.955) (end 169.78 101.55) (width 0.5) (layer F.Cu) (net 1) (tstamp 56265ED5)) (segment (start 230.201 89.485) (end 230.492 89.485) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82CF)) (segment (start 230.709 89.702) (end 230.709 91.764) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82B6)) (segment (start 230.492 89.485) (end 230.709 89.702) (width 0.5) (layer F.Cu) (net 1) (tstamp 562A82B5)) (segment (start 204.99874 65) (end 204.99874 67.60126) (width 1) (layer F.Cu) (net 2)) (segment (start 204.99874 67.60126) (end 204.07 68.53) (width 1) (layer F.Cu) (net 2) (tstamp 57246969)) (segment (start 200.00002 65) (end 200.00002 68.53) (width 1) (layer F.Cu) (net 2)) (segment (start 199 69) (end 199 68.53) (width 1) (layer F.Cu) (net 2) (tstamp 57246966)) (segment (start 199.53002 69) (end 199 69) (width 1) (layer F.Cu) (net 2) (tstamp 57246964)) (segment (start 200.00002 68.53) (end 199.53002 69) (width 1) (layer F.Cu) (net 2) (tstamp 57246963)) (segment (start 204.99874 67) (end 200.00002 67) (width 1) (layer F.Cu) (net 2)) (segment (start 209.785 70.84) (end 209.785 69.785) (width 1) (layer F.Cu) (net 2)) (segment (start 207 67) (end 204.99874 67) (width 1) (layer F.Cu) (net 2) (tstamp 572468EE)) (segment (start 209.785 69.785) (end 207 67) (width 1) (layer F.Cu) (net 2) (tstamp 572468ED)) (segment (start 186.925 70.84) (end 186.925 68.53) (width 1) (layer F.Cu) (net 2)) (segment (start 164.065 70.84) (end 164.065 68.53) (width 1) (layer F.Cu) (net 2)) (segment (start 164.7 69.8) (end 164.7 68.53) (width 1) (layer F.Cu) (net 2) (tstamp 562662CB)) (segment (start 164.7 69.165) (end 164.7 69.8) (width 1) (layer F.Cu) (net 2) (tstamp 562662CA)) (segment (start 164.065 68.53) (end 164.7 69.165) (width 1) (layer F.Cu) (net 2) (tstamp 562662C9)) (segment (start 204.07 68.53) (end 204.07 72.34) (width 2) (layer F.Cu) (net 2)) (segment (start 181.21 68.53) (end 181.21 72.34) (width 2) (layer F.Cu) (net 2)) (segment (start 158.35 72.34) (end 158.35 69.8) (width 2) (layer F.Cu) (net 2)) (segment (start 158.35 69.8) (end 158.35 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 56265F4D)) (segment (start 158.35 68.53) (end 164.7 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 56265F4E)) (segment (start 164.7 68.53) (end 181.21 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 562662CC)) (segment (start 181.21 68.53) (end 186.925 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 56265F64)) (segment (start 186.925 68.53) (end 199 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 562662D0)) (segment (start 199 68.53) (end 204.07 68.53) (width 4) (layer F.Cu) (net 2) (tstamp 57246967)) (segment (start 204.07 72.34) (end 204.07 75.515) (width 2) (layer F.Cu) (net 2)) (segment (start 204.07 75.515) (end 204.07 81.23) (width 3) (layer F.Cu) (net 2) (tstamp 56265F48)) (segment (start 181.21 72.34) (end 181.21 75.515) (width 2) (layer F.Cu) (net 2)) (segment (start 181.21 75.515) (end 181.21 81.23) (width 3) (layer F.Cu) (net 2) (tstamp 56265F46)) (segment (start 158.35 81.23) (end 158.35 75.515) (width 3) (layer F.Cu) (net 2)) (segment (start 158.35 75.515) (end 158.35 72.34) (width 2) (layer F.Cu) (net 2) (tstamp 56265F40)) (segment (start 223.12 92.406) (end 223.12 81.67) (width 3) (layer F.Cu) (net 3)) (segment (start 221 95) (end 223.12 92.88) (width 3) (layer F.Cu) (net 3) (tstamp 56266C87)) (segment (start 223.12 92.406) (end 223.12 92.88) (width 3) (layer F.Cu) (net 3)) (segment (start 225.93 78.86) (end 229.82 78.86) (width 3) (layer F.Cu) (net 3) (tstamp 57247673)) (segment (start 223.12 81.67) (end 225.93 78.86) (width 3) (layer F.Cu) (net 3) (tstamp 57247672)) (segment (start 185.655 100.23936) (end 184.98536 100.23936) (width 1) (layer F.Cu) (net 3)) (segment (start 184.98536 100.23936) (end 182.195 97.449) (width 1) (layer F.Cu) (net 3) (tstamp 572470D5)) (segment (start 182.068 97.322) (end 182.068 94.985) (width 1) (layer B.Cu) (net 3) (tstamp 572470DC)) (segment (start 182.195 97.449) (end 182.068 97.322) (width 1) (layer B.Cu) (net 3) (tstamp 572470DB)) (via (at 182.195 97.449) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 3)) (segment (start 182.068 94.985) (end 182.068 95.671) (width 1) (layer B.Cu) (net 3) (tstamp 572470DD)) (segment (start 182.068 95.671) (end 182.068 94.985) (width 1) (layer B.Cu) (net 3) (tstamp 572470DF)) (segment (start 206.198 94.985) (end 182.068 94.985) (width 4) (layer B.Cu) (net 3)) (segment (start 182.068 94.985) (end 163.645 94.985) (width 4) (layer B.Cu) (net 3) (tstamp 572470E0)) (segment (start 163.645 94.985) (end 160.636 97.994) (width 4) (layer B.Cu) (net 3) (tstamp 572470B8)) (segment (start 206.229 97.486) (end 206.229 94.985) (width 1.5) (layer B.Cu) (net 3)) (via (at 206.229 97.486) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 3)) (segment (start 208.34736 99.60436) (end 206.229 97.486) (width 1) (layer F.Cu) (net 3) (tstamp 56266D3B)) (segment (start 206.198 96.306) (end 206.198 94.985) (width 1.5) (layer B.Cu) (net 3) (tstamp 562D345C)) (segment (start 206.198 95.016) (end 206.198 96.306) (width 1.5) (layer B.Cu) (net 3) (tstamp 562D345B)) (segment (start 206.229 94.985) (end 206.198 95.016) (width 1.5) (layer B.Cu) (net 3) (tstamp 562D345A)) (segment (start 206.198 94.985) (end 221 94.985) (width 4) (layer B.Cu) (net 3) (tstamp 562D345D)) (segment (start 221 94.985) (end 221 95) (width 4) (layer B.Cu) (net 3) (tstamp 562D3426)) (segment (start 162.795 100.153) (end 160.636 97.994) (width 1) (layer F.Cu) (net 3) (tstamp 56266D52)) (via (at 160.636 97.994) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 3)) (segment (start 160.636 97.994) (end 160.382 97.74) (width 1) (layer B.Cu) (net 3) (tstamp 56266D55)) (segment (start 162.795 100.23936) (end 162.795 100.153) (width 1) (layer F.Cu) (net 3)) (segment (start 162.795 100.23936) (end 159.34936 100.23936) (width 1) (layer F.Cu) (net 3)) (segment (start 159.34936 100.23936) (end 158.985 99.875) (width 1) (layer F.Cu) (net 3) (tstamp 56266D4F)) (segment (start 185.655 100.23936) (end 184.85236 100.23936) (width 1) (layer F.Cu) (net 3)) (segment (start 209.15 99.60436) (end 208.34736 99.60436) (width 1) (layer F.Cu) (net 3)) (segment (start 221 95) (end 221 94.985) (width 3) (layer B.Cu) (net 3)) (segment (start 221 95) (end 221 97.05054) (width 3) (layer F.Cu) (net 3)) (segment (start 221 97.05054) (end 225.4501 101.50064) (width 3) (layer F.Cu) (net 3) (tstamp 56266C8A)) (segment (start 209.82564 99.60436) (end 209.15 99.60436) (width 1) (layer F.Cu) (net 3) (tstamp 5626658E)) (segment (start 185.69564 100.23936) (end 185.655 100.23936) (width 1) (layer F.Cu) (net 3) (tstamp 56266586)) (segment (start 162.83564 100.23936) (end 162.795 100.23936) (width 1) (layer F.Cu) (net 3) (tstamp 5626657F)) (segment (start 212.325 99.17) (end 212.325 101.78) (width 0.5) (layer F.Cu) (net 3)) (segment (start 212.325 101.78) (end 212.73 102.185) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F20)) (segment (start 209.15 99.60436) (end 211.89064 99.60436) (width 0.5) (layer F.Cu) (net 3)) (segment (start 211.89064 99.60436) (end 212.325 99.17) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F1D)) (segment (start 185.655 100.23936) (end 188.39564 100.23936) (width 0.5) (layer F.Cu) (net 3)) (segment (start 188.39564 100.23936) (end 188.83 99.805) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F1A)) (segment (start 188.83 99.805) (end 188.83 102.415) (width 0.5) (layer F.Cu) (net 3)) (segment (start 188.83 102.415) (end 189.235 102.82) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265F0A)) (segment (start 166.375 102.82) (end 166.375 101.955) (width 0.5) (layer F.Cu) (net 3)) (segment (start 165.97 101.55) (end 165.97 99.805) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265ED2)) (segment (start 166.375 101.955) (end 165.97 101.55) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265ED1)) (segment (start 162.795 100.23936) (end 165.53564 100.23936) (width 0.5) (layer F.Cu) (net 3)) (segment (start 165.53564 100.23936) (end 165.97 99.805) (width 0.5) (layer F.Cu) (net 3) (tstamp 56265ECE)) (segment (start 206.61 72.34) (end 206.61 69.165) (width 2) (layer B.Cu) (net 4)) (segment (start 206.61 69.165) (end 207.245 69.8) (width 1) (layer B.Cu) (net 4) (tstamp 562662DD)) (segment (start 207.88 69.8) (end 207.88 69.165) (width 1) (layer B.Cu) (net 4) (tstamp 562662DF)) (segment (start 207.245 69.8) (end 207.88 69.8) (width 1) (layer B.Cu) (net 4) (tstamp 562662DE)) (segment (start 215.5 72.34) (end 215.5 69.165) (width 1) (layer B.Cu) (net 4)) (segment (start 215.5 69.165) (end 215.5 69.8) (width 1) (layer B.Cu) (net 4) (tstamp 562662D8)) (segment (start 191.845 63.45) (end 193.275 63.45) (width 3) (layer B.Cu) (net 4)) (segment (start 193.275 63.45) (end 198.99 69.165) (width 3) (layer B.Cu) (net 4) (tstamp 5626601D)) (segment (start 198.99 69.165) (end 207.88 69.165) (width 3) (layer B.Cu) (net 4) (tstamp 5626601E)) (segment (start 207.88 69.165) (end 215.5 69.165) (width 3) (layer B.Cu) (net 4) (tstamp 562662E0)) (segment (start 215.5 69.165) (end 215.5 69.8) (width 2) (layer B.Cu) (net 4)) (segment (start 215.5 69.8) (end 215.5 72.34) (width 2) (layer B.Cu) (net 4) (tstamp 562662DB)) (segment (start 216.84874 90.12) (end 216.84874 90.83374) (width 0.5) (layer F.Cu) (net 4)) (segment (start 216.84874 90.83374) (end 217.405 91.39) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F26)) (segment (start 217.405 91.39) (end 217.405 94.565) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F27)) (segment (start 217.405 94.565) (end 216.77 95.2) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F28)) (segment (start 216.77 95.2) (end 215.5 95.2) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F29)) (segment (start 215.5 95.2) (end 214.865 94.565) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F2A)) (segment (start 214.865 94.565) (end 214.865 93.77) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265F2B)) (segment (start 215.5 72.34) (end 215.5 75.515) (width 0.5) (layer F.Cu) (net 4)) (segment (start 216.84874 76.86374) (end 216.84874 90.12) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265EAE)) (segment (start 215.5 75.515) (end 216.84874 76.86374) (width 0.5) (layer F.Cu) (net 4) (tstamp 56265EAD)) (segment (start 160.89 72.34) (end 160.89 69.165) (width 2) (layer B.Cu) (net 5)) (segment (start 160.89 69.165) (end 162.16 67.895) (width 2) (layer B.Cu) (net 5) (tstamp 56266E81)) (segment (start 162.16 67.895) (end 168.51 67.895) (width 2) (layer B.Cu) (net 5) (tstamp 56266E84)) (segment (start 168.51 67.895) (end 169.78 69.165) (width 2) (layer B.Cu) (net 5) (tstamp 56266E85)) (segment (start 169.78 69.165) (end 169.78 72.34) (width 2) (layer B.Cu) (net 5) (tstamp 56266E86)) (segment (start 160.89 69.165) (end 162.16 67.895) (width 3) (layer B.Cu) (net 5)) (segment (start 177.4 67.895) (end 181.845 63.45) (width 3) (layer B.Cu) (net 5) (tstamp 56266009)) (segment (start 162.16 67.895) (end 177.4 67.895) (width 3) (layer B.Cu) (net 5) (tstamp 56266008)) (segment (start 169.78 72.34) (end 169.78 69.165) (width 2) (layer B.Cu) (net 5)) (segment (start 171.12874 90.755) (end 171.12874 95.12126) (width 0.5) (layer F.Cu) (net 5)) (segment (start 168.51 95.2) (end 168.51 94.405) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EF2)) (segment (start 169.145 95.835) (end 168.51 95.2) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EF1)) (segment (start 170.415 95.835) (end 169.145 95.835) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EF0)) (segment (start 171.12874 95.12126) (end 170.415 95.835) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EEF)) (segment (start 169.78 72.34) (end 169.78 75.515) (width 0.5) (layer F.Cu) (net 5)) (segment (start 171.12874 76.86374) (end 171.12874 90.755) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EA6)) (segment (start 169.78 75.515) (end 171.12874 76.86374) (width 0.5) (layer F.Cu) (net 5) (tstamp 56265EA5)) (segment (start 209.15 94.60564) (end 211.48936 94.60564) (width 0.5) (layer F.Cu) (net 6)) (segment (start 211.48936 94.60564) (end 212.325 93.77) (width 0.5) (layer F.Cu) (net 6) (tstamp 56265F17)) (segment (start 209.07126 90.12) (end 209.07126 90.51626) (width 0.5) (layer F.Cu) (net 6)) (segment (start 209.07126 90.51626) (end 212.325 93.77) (width 0.5) (layer F.Cu) (net 6) (tstamp 56265F14)) (segment (start 186.845 63.45) (end 186.845 67.895) (width 3) (layer B.Cu) (net 7)) (segment (start 186.845 67.895) (end 186.925 67.895) (width 3) (layer B.Cu) (net 7) (tstamp 56266018)) (segment (start 183.75 69.165) (end 185.02 67.895) (width 3) (layer B.Cu) (net 7)) (segment (start 192.64 72.34) (end 192.64 69.165) (width 2) (layer B.Cu) (net 7)) (segment (start 183.75 69.165) (end 183.75 72.34) (width 2) (layer B.Cu) (net 7)) (segment (start 191.37 67.895) (end 192.64 69.165) (width 3) (layer B.Cu) (net 7) (tstamp 56266015)) (segment (start 185.02 67.895) (end 186.925 67.895) (width 3) (layer B.Cu) (net 7) (tstamp 56266014)) (segment (start 186.925 67.895) (end 191.37 67.895) (width 3) (layer B.Cu) (net 7) (tstamp 5626601B)) (segment (start 193.98874 90.755) (end 193.98874 95.12126) (width 0.5) (layer F.Cu) (net 7)) (segment (start 191.37 95.2) (end 191.37 94.405) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDD)) (segment (start 192.005 95.835) (end 191.37 95.2) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDC)) (segment (start 193.275 95.835) (end 192.005 95.835) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDB)) (segment (start 193.98874 95.12126) (end 193.275 95.835) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EDA)) (segment (start 192.64 72.34) (end 192.64 76.15) (width 0.5) (layer F.Cu) (net 7)) (segment (start 193.98874 77.49874) (end 193.98874 90.755) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EAA)) (segment (start 192.64 76.15) (end 193.98874 77.49874) (width 0.5) (layer F.Cu) (net 7) (tstamp 56265EA9)) (segment (start 162.795 95.24064) (end 165.13436 95.24064) (width 0.5) (layer F.Cu) (net 8)) (segment (start 165.13436 95.24064) (end 165.97 94.405) (width 0.5) (layer F.Cu) (net 8) (tstamp 56265ECB)) (segment (start 163.35126 90.755) (end 163.35126 91.78626) (width 0.5) (layer F.Cu) (net 8)) (segment (start 163.35126 91.78626) (end 165.97 94.405) (width 0.5) (layer F.Cu) (net 8) (tstamp 56265EC8)) (segment (start 210.342 104.688) (end 214.072 104.688) (width 0.25) (layer F.Cu) (net 9)) (segment (start 214.707 104.053) (end 214.707 99.328) (width 0.25) (layer F.Cu) (net 9) (tstamp 57246CA3)) (segment (start 214.072 104.688) (end 214.707 104.053) (width 0.25) (layer F.Cu) (net 9) (tstamp 57246CA2)) (segment (start 214.707 99.328) (end 214.865 99.17) (width 0.25) (layer F.Cu) (net 9) (tstamp 57246CA5)) (segment (start 210.342 102.656) (end 211.024 102.656) (width 0.25) (layer F.Cu) (net 10)) (segment (start 211.024 102.656) (end 212.167 103.799) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CA8)) (segment (start 212.167 103.799) (end 213.564 103.799) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAA)) (segment (start 213.564 103.799) (end 214.072 103.291) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAC)) (segment (start 214.072 103.291) (end 214.072 100.751) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAD)) (segment (start 214.072 100.751) (end 213.595 100.274) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CAE)) (segment (start 213.595 100.274) (end 213.595 99.17) (width 0.25) (layer F.Cu) (net 10) (tstamp 57246CB0)) (segment (start 190.958 104.053) (end 190.958 104.06882) (width 0.25) (layer F.Cu) (net 11)) (segment (start 191.37 99.805) (end 191.37 100.593) (width 0.25) (layer F.Cu) (net 11)) (segment (start 190.958 101.005) (end 190.958 104.053) (width 0.25) (layer F.Cu) (net 11) (tstamp 5628A63A)) (segment (start 191.37 100.593) (end 190.958 101.005) (width 0.25) (layer F.Cu) (net 11) (tstamp 5628A639)) (segment (start 190.958 104.06882) (end 190.704 104.32282) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B8C)) (segment (start 186.154 105.196) (end 185.35 106) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B83)) (segment (start 189.83082 105.196) (end 186.154 105.196) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B82)) (segment (start 190.71982 104.307) (end 190.704 104.32282) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B81)) (segment (start 190.704 104.32282) (end 189.83082 105.196) (width 0.25) (layer F.Cu) (net 11) (tstamp 57246B8F)) (segment (start 179.35 106) (end 179.867 106) (width 0.25) (layer F.Cu) (net 12)) (segment (start 179.867 106) (end 181.56 104.307) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A630)) (segment (start 181.56 104.307) (end 189.942 104.307) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A631)) (segment (start 189.942 104.307) (end 190.323 103.926) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A633)) (segment (start 190.323 103.926) (end 190.323 101.513) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A634)) (segment (start 190.323 101.513) (end 190.1 101.29) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A635)) (segment (start 190.1 101.29) (end 190.1 99.805) (width 0.25) (layer F.Cu) (net 12) (tstamp 5628A636)) (segment (start 168.51 99.805) (end 168.51 101.736) (width 0.25) (layer F.Cu) (net 13)) (segment (start 168.352 103.926) (end 170 105.574) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A617)) (segment (start 168.352 101.894) (end 168.352 103.926) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A616)) (segment (start 168.51 101.736) (end 168.352 101.894) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A615)) (segment (start 170 105.574) (end 170 105.65) (width 0.25) (layer F.Cu) (net 13) (tstamp 5628A618)) (segment (start 167.24 99.805) (end 167.24 101.544) (width 0.25) (layer F.Cu) (net 14)) (segment (start 167.336 104.986) (end 168 105.65) (width 0.25) (layer F.Cu) (net 14) (tstamp 5628A612)) (segment (start 167.336 101.64) (end 167.336 104.986) (width 0.25) (layer F.Cu) (net 14) (tstamp 5628A611)) (segment (start 167.24 101.544) (end 167.336 101.64) (width 0.25) (layer F.Cu) (net 14) (tstamp 5628A610)) (segment (start 232.106 88.098) (end 234.593 88.098) (width 0.5) (layer F.Cu) (net 15)) (segment (start 234.593 88.098) (end 234.71 88.215) (width 0.5) (layer F.Cu) (net 15) (tstamp 57246FE2)) (segment (start 222.485 82.005) (end 222.485 83.637) (width 0.5) (layer B.Cu) (net 15)) (segment (start 234.71 86.972) (end 234.71 88.215) (width 0.5) (layer F.Cu) (net 15) (tstamp 57246FC7)) (segment (start 234.265 86.527) (end 234.71 86.972) (width 0.5) (layer F.Cu) (net 15) (tstamp 57246FC6)) (via (at 234.265 86.527) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 15)) (segment (start 225.375 86.527) (end 234.265 86.527) (width 0.5) (layer B.Cu) (net 15) (tstamp 57246FBB)) (segment (start 222.485 83.637) (end 225.375 86.527) (width 0.5) (layer B.Cu) (net 15) (tstamp 57246FBA)) (segment (start 232.497 88.215) (end 232.614 88.098) (width 0.25) (layer F.Cu) (net 15) (tstamp 562A82B2)) (segment (start 218.04 72.34) (end 218.04 75.96) (width 2) (layer B.Cu) (net 15)) (segment (start 218.04 75.96) (end 218.04 77.56) (width 0.5) (layer B.Cu) (net 15) (tstamp 562671EE)) (segment (start 218.04 77.56) (end 222.485 82.005) (width 0.5) (layer B.Cu) (net 15) (tstamp 562665C3)) (segment (start 172.32 72.34) (end 172.32 76.01) (width 2) (layer B.Cu) (net 15)) (segment (start 195.18 72.34) (end 195.18 76.01) (width 2) (layer B.Cu) (net 15)) (segment (start 214.58 103.545) (end 216.104 103.545) (width 1.5) (layer B.Cu) (net 16)) (segment (start 221.977 105.384) (end 221.53 105.831) (width 1.5) (layer F.Cu) (net 16) (tstamp 57246C5E)) (segment (start 201.753 106.466) (end 202.007 106.72) (width 1.5) (layer F.Cu) (net 16) (tstamp 572472A5)) (via (at 202.007 106.72) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 16)) (segment (start 202.007 106.72) (end 202.515 106.212) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472AB)) (segment (start 202.515 106.212) (end 209.246 106.212) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472AC)) (segment (start 209.246 106.212) (end 211.913 103.545) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472B1)) (segment (start 211.913 103.545) (end 214.58 103.545) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472B2)) (segment (start 201.118 106.466) (end 197.054 106.466) (width 1.5) (layer F.Cu) (net 16)) (segment (start 201.118 106.466) (end 201.753 106.466) (width 1.5) (layer F.Cu) (net 16)) (segment (start 218.39 105.831) (end 221.53 105.831) (width 1.5) (layer F.Cu) (net 16) (tstamp 572472C7)) (segment (start 218.39 105.831) (end 218.39 105.831) (width 1.5) (layer F.Cu) (net 16) (tstamp 572472C6)) (via (at 218.39 105.831) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 16)) (segment (start 216.104 103.545) (end 218.39 105.831) (width 1.5) (layer B.Cu) (net 16) (tstamp 572472C2)) (segment (start 194.514 106.442) (end 197.03 106.442) (width 0.25) (layer F.Cu) (net 16)) (segment (start 197.03 106.442) (end 197.054 106.466) (width 0.25) (layer F.Cu) (net 16) (tstamp 57246CB8)) (segment (start 189.18 109.26) (end 190.704 107.736) (width 1) (layer F.Cu) (net 16)) (segment (start 197.054 106.466) (end 192.228 106.466) (width 1.5) (layer F.Cu) (net 16) (tstamp 57246CBB)) (segment (start 190.704 107.736) (end 191.974 106.466) (width 1) (layer F.Cu) (net 16) (tstamp 57246C1B)) (segment (start 191.974 106.466) (end 192.228 106.466) (width 1) (layer F.Cu) (net 16) (tstamp 57246C1E)) (segment (start 225.4501 106.49936) (end 223.09236 106.49936) (width 2) (layer F.Cu) (net 16)) (segment (start 223.09236 106.49936) (end 221.977 105.384) (width 2) (layer F.Cu) (net 16) (tstamp 56266D5B)) (segment (start 225.4501 106.49936) (end 224.25936 106.49936) (width 2) (layer F.Cu) (net 16)) (segment (start 234.71 90.755) (end 236.074 90.755) (width 0.5) (layer F.Cu) (net 16)) (segment (start 236.074 90.755) (end 236.455 90.374) (width 0.5) (layer F.Cu) (net 16) (tstamp 56266CAB)) (segment (start 237.344 95.454) (end 237.344 93.93) (width 1) (layer F.Cu) (net 16)) (segment (start 236.455 93.041) (end 236.455 90.374) (width 1) (layer F.Cu) (net 16) (tstamp 56266CA3)) (segment (start 236.455 90.374) (end 236.455 87.175) (width 1) (layer F.Cu) (net 16) (tstamp 56266CAE)) (segment (start 237.344 93.93) (end 236.455 93.041) (width 1) (layer F.Cu) (net 16) (tstamp 56266CA2)) (segment (start 225.4501 106.49936) (end 226.29864 106.49936) (width 2) (layer F.Cu) (net 16)) (segment (start 226.29864 106.49936) (end 229.851 102.947) (width 2) (layer F.Cu) (net 16) (tstamp 56266C8D)) (segment (start 229.851 102.947) (end 229.851 97.994) (width 2) (layer F.Cu) (net 16) (tstamp 56266C8E)) (segment (start 229.851 97.994) (end 231.248 96.597) (width 2) (layer F.Cu) (net 16) (tstamp 56266C8F)) (segment (start 231.248 96.597) (end 236.201 96.597) (width 2) (layer F.Cu) (net 16) (tstamp 56266C90)) (segment (start 236.201 96.597) (end 237.344 95.454) (width 2) (layer F.Cu) (net 16) (tstamp 56266C91)) (segment (start 237.344 95.454) (end 237.344 95.2) (width 2) (layer F.Cu) (net 16) (tstamp 56266C92)) (segment (start 185.655 95.24064) (end 187.99436 95.24064) (width 0.5) (layer F.Cu) (net 17)) (segment (start 187.99436 95.24064) (end 188.83 94.405) (width 0.5) (layer F.Cu) (net 17) (tstamp 56265F07)) (segment (start 186.21126 90.755) (end 186.21126 91.78626) (width 0.5) (layer F.Cu) (net 17)) (segment (start 186.21126 91.78626) (end 188.83 94.405) (width 0.5) (layer F.Cu) (net 17) (tstamp 56265F04)) (segment (start 155.81 72.34) (end 153.81 72.34) (width 0.5) (layer F.Cu) (net 18)) (segment (start 153.81 72.34) (end 153.27 72.88) (width 0.5) (layer F.Cu) (net 18) (tstamp 56265E90)) (segment (start 167.24 72.34) (end 167.24 77.325) (width 0.5) (layer F.Cu) (net 19)) (segment (start 167.24 77.325) (end 169.145 79.23) (width 0.5) (layer F.Cu) (net 19) (tstamp 56265E93)) (segment (start 178.67 72.34) (end 176.67 72.34) (width 0.5) (layer F.Cu) (net 20)) (segment (start 176.67 72.34) (end 176.13 72.88) (width 0.5) (layer F.Cu) (net 20) (tstamp 56265E9C)) (segment (start 190.1 72.34) (end 190.1 77.325) (width 0.5) (layer F.Cu) (net 21)) (segment (start 190.1 77.325) (end 192.005 79.23) (width 0.5) (layer F.Cu) (net 21) (tstamp 56265E96)) (segment (start 201.53 72.34) (end 199.53 72.34) (width 0.5) (layer F.Cu) (net 22)) (segment (start 199.53 72.34) (end 198.99 72.88) (width 0.5) (layer F.Cu) (net 22) (tstamp 56265E9F)) (segment (start 212.96 72.34) (end 212.96 77.325) (width 0.5) (layer F.Cu) (net 23)) (segment (start 212.96 77.325) (end 214.865 79.23) (width 0.5) (layer F.Cu) (net 23) (tstamp 56265EA2)) (segment (start 167.24 94.405) (end 167.24 93.295) (width 0.5) (layer F.Cu) (net 24)) (segment (start 153.27 81.23) (end 153.27 76.88) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EC3)) (segment (start 159.62 87.58) (end 153.27 81.23) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EC1)) (segment (start 165.335 87.58) (end 159.62 87.58) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EC0)) (segment (start 166.605 88.85) (end 165.335 87.58) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EBF)) (segment (start 166.605 92.66) (end 166.605 88.85) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EBE)) (segment (start 167.24 93.295) (end 166.605 92.66) (width 0.5) (layer F.Cu) (net 24) (tstamp 56265EBD)) (segment (start 169.78 94.405) (end 169.78 93.295) (width 0.5) (layer F.Cu) (net 25)) (segment (start 167.875 84.5) (end 169.145 83.23) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB5)) (segment (start 167.875 92.025) (end 167.875 84.5) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB4)) (segment (start 168.51 92.66) (end 167.875 92.025) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB3)) (segment (start 169.145 92.66) (end 168.51 92.66) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB2)) (segment (start 169.78 93.295) (end 169.145 92.66) (width 0.5) (layer F.Cu) (net 25) (tstamp 56265EB1)) (segment (start 190.1 94.405) (end 190.1 93.295) (width 0.5) (layer F.Cu) (net 26)) (segment (start 176.13 81.865) (end 176.13 76.88) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EFC)) (segment (start 181.845 87.58) (end 176.13 81.865) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EFA)) (segment (start 188.195 87.58) (end 181.845 87.58) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF9)) (segment (start 189.465 88.85) (end 188.195 87.58) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF8)) (segment (start 189.465 92.66) (end 189.465 88.85) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF7)) (segment (start 190.1 93.295) (end 189.465 92.66) (width 0.5) (layer F.Cu) (net 26) (tstamp 56265EF6)) (segment (start 192.64 94.405) (end 192.64 93.295) (width 0.5) (layer F.Cu) (net 27)) (segment (start 190.735 84.5) (end 192.005 83.23) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EEB)) (segment (start 190.735 92.025) (end 190.735 84.5) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EEA)) (segment (start 191.37 92.66) (end 190.735 92.025) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EE9)) (segment (start 192.005 92.66) (end 191.37 92.66) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EE8)) (segment (start 192.64 93.295) (end 192.005 92.66) (width 0.5) (layer F.Cu) (net 27) (tstamp 56265EE7)) (segment (start 213.595 93.77) (end 213.595 92.66) (width 0.5) (layer F.Cu) (net 28)) (segment (start 198.99 81.575) (end 198.99 76.88) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F3B)) (segment (start 204.36 86.945) (end 198.99 81.575) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F39)) (segment (start 211.055 86.945) (end 204.36 86.945) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F38)) (segment (start 212.325 88.215) (end 211.055 86.945) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F37)) (segment (start 212.325 91.39) (end 212.325 88.215) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F36)) (segment (start 213.595 92.66) (end 212.325 91.39) (width 0.5) (layer F.Cu) (net 28) (tstamp 56265F35)) (segment (start 216.135 93.77) (end 216.135 92.66) (width 0.5) (layer F.Cu) (net 29)) (segment (start 213.595 84.5) (end 214.865 83.23) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F32)) (segment (start 213.595 91.39) (end 213.595 84.5) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F31)) (segment (start 214.23 92.025) (end 213.595 91.39) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F30)) (segment (start 215.5 92.025) (end 214.23 92.025) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F2F)) (segment (start 216.135 92.66) (end 215.5 92.025) (width 0.5) (layer F.Cu) (net 29) (tstamp 56265F2E)) (segment (start 229.31 92.025) (end 229.31 93.365) (width 0.5) (layer F.Cu) (net 30)) (segment (start 229.31 93.365) (end 230.002 94.057) (width 0.5) (layer F.Cu) (net 30) (tstamp 56266CC4)) (segment (start 229.31 90.755) (end 229.31 92.025) (width 0.5) (layer F.Cu) (net 30)) (segment (start 201.88 109.26) (end 201.88 109.133) (width 0.25) (layer B.Cu) (net 31)) (segment (start 201.88 109.133) (end 203.625998 107.387002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473DD)) (segment (start 232.106 91.607) (end 232.106 90.798) (width 0.25) (layer F.Cu) (net 31) (tstamp 57247400)) (segment (start 232.614 92.115) (end 232.106 91.607) (width 0.25) (layer F.Cu) (net 31) (tstamp 572473FF)) (via (at 232.614 92.115) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 31)) (segment (start 232.614 105.323) (end 232.614 92.115) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473FB)) (segment (start 230.709 107.228) (end 232.614 105.323) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473F3)) (segment (start 217.882 107.228) (end 230.709 107.228) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473F1)) (segment (start 217.12 106.466) (end 217.882 107.228) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473EF)) (segment (start 217.12 106.222704) (end 217.12 106.466) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473EB)) (segment (start 215.617298 104.720002) (end 217.12 106.222704) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473E9)) (segment (start 212.515998 104.720002) (end 215.617298 104.720002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473E6)) (segment (start 209.848998 107.387002) (end 212.515998 104.720002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473E2)) (segment (start 203.625998 107.387002) (end 209.848998 107.387002) (width 0.25) (layer B.Cu) (net 31) (tstamp 572473DE)) (segment (start 201.88 109.26) (end 201.88 109.006) (width 0.25) (layer B.Cu) (net 31)) (segment (start 201.88 109.26) (end 201.88 108.879) (width 0.25) (layer F.Cu) (net 31)) (segment (start 232.106 90.798) (end 232.106 91.613) (width 0.5) (layer F.Cu) (net 31)) (segment (start 232.772 92.025) (end 234.71 92.025) (width 0.25) (layer F.Cu) (net 31) (tstamp 56266C70)) (segment (start 232.645 92.152) (end 232.772 92.025) (width 0.25) (layer F.Cu) (net 31) (tstamp 56266C6F)) (segment (start 232.106 91.613) (end 232.645 92.152) (width 0.5) (layer F.Cu) (net 31) (tstamp 562A82CC)) (segment (start 232.645 90.829) (end 232.614 90.798) (width 0.25) (layer F.Cu) (net 31) (tstamp 562A82AF)) (segment (start 168 108.35) (end 168 109.416) (width 0.25) (layer F.Cu) (net 32)) (segment (start 168.352 109.768) (end 173.432 109.768) (width 0.25) (layer F.Cu) (net 32) (tstamp 562BADBB)) (segment (start 168 109.416) (end 168.352 109.768) (width 0.25) (layer F.Cu) (net 32) (tstamp 562BADBA)) (segment (start 173.432 109.768) (end 173.94 109.26) (width 0.25) (layer F.Cu) (net 32) (tstamp 562BADBC)) (segment (start 173.59 108.916) (end 173.463 109.043) (width 0.25) (layer F.Cu) (net 32) (tstamp 56266C2D)) (segment (start 170 108.35) (end 170.532 108.35) (width 0.25) (layer F.Cu) (net 33)) (segment (start 170.532 108.35) (end 171.4 107.482) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB3)) (segment (start 176.48 107.99) (end 176.48 109.26) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB6)) (segment (start 175.972 107.482) (end 176.48 107.99) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB5)) (segment (start 171.4 107.482) (end 175.972 107.482) (width 0.25) (layer F.Cu) (net 33) (tstamp 562BADB4)) (segment (start 170 108.35) (end 170 107.993) (width 0.25) (layer F.Cu) (net 33)) (segment (start 176.13 108.916) (end 176.003 109.043) (width 0.25) (layer F.Cu) (net 33) (tstamp 56266C2A)) (segment (start 176.65 106) (end 176.65 106.89) (width 0.25) (layer F.Cu) (net 34)) (segment (start 176.65 106.89) (end 179.02 109.26) (width 0.25) (layer F.Cu) (net 34) (tstamp 562BADC1)) (segment (start 178.67 108.916) (end 178.543 109.043) (width 0.25) (layer F.Cu) (net 34) (tstamp 56266C3C)) (segment (start 182.65 106) (end 182.65 108.17) (width 0.25) (layer F.Cu) (net 35)) (segment (start 182.65 108.17) (end 181.56 109.26) (width 0.25) (layer F.Cu) (net 35) (tstamp 562BADC4)) (segment (start 181.21 108.916) (end 181.083 109.043) (width 0.25) (layer F.Cu) (net 35) (tstamp 56266C3F)) (segment (start 197.742 102.73) (end 207.568 102.73) (width 0.25) (layer F.Cu) (net 36)) (segment (start 197.742 102.73) (end 196.038 104.434) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADF1)) (segment (start 196.038 104.434) (end 191.466 104.434) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADF2)) (segment (start 191.466 104.434) (end 190.958 104.942) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADF3)) (segment (start 184.1 108.752) (end 185.624 107.228) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADD8)) (segment (start 186.64 107.228) (end 187.91 105.958) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADDB)) (segment (start 185.624 107.228) (end 186.64 107.228) (width 0.25) (layer F.Cu) (net 36) (tstamp 562BADD9)) (segment (start 189.942 105.958) (end 187.91 105.958) (width 0.25) (layer F.Cu) (net 36) (tstamp 57246B9A)) (segment (start 190.958 104.942) (end 189.942 105.958) (width 0.25) (layer F.Cu) (net 36)) (segment (start 207.568 102.73) (end 207.642 102.656) (width 0.25) (layer F.Cu) (net 36) (tstamp 57246C64)) (segment (start 184.1 109.26) (end 184.1 108.752) (width 0.25) (layer F.Cu) (net 36)) (segment (start 183.75 108.916) (end 183.623 109.043) (width 0.25) (layer F.Cu) (net 36) (tstamp 56266C42)) (segment (start 207.388 104.942) (end 207.214 104.942) (width 0.25) (layer F.Cu) (net 37)) (segment (start 207.214 104.942) (end 205.944 103.672) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D2)) (segment (start 205.944 103.672) (end 197.943 103.672) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D3)) (segment (start 197.943 103.672) (end 196.419 105.196) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D5)) (segment (start 196.419 105.196) (end 191.72 105.196) (width 0.25) (layer F.Cu) (net 37) (tstamp 572473D7)) (segment (start 190.196 106.72) (end 191.72 105.196) (width 0.25) (layer F.Cu) (net 37) (tstamp 562BADEA)) (segment (start 188.418 106.72) (end 190.196 106.72) (width 0.25) (layer F.Cu) (net 37) (tstamp 562BADE8)) (segment (start 188.418 106.72) (end 186.64 108.498) (width 0.25) (layer F.Cu) (net 37) (tstamp 562BADE7)) (segment (start 207.388 104.942) (end 207.642 104.688) (width 0.25) (layer F.Cu) (net 37) (tstamp 57247421)) (segment (start 207.134 105.196) (end 207.642 104.688) (width 0.25) (layer F.Cu) (net 37) (tstamp 57246C61)) (segment (start 186.64 109.26) (end 186.64 108.498) (width 0.25) (layer F.Cu) (net 37)) (segment (start 186.163 109.043) (end 186.476 109.043) (width 0.25) (layer F.Cu) (net 37)) (segment (start 229.82 68.7) (end 228.29 68.7) (width 4) (layer F.Cu) (net 38)) (segment (start 228.29 68.7) (end 226.59 67) (width 4) (layer F.Cu) (net 38) (tstamp 57247667)) (segment (start 229.82 68.7) (end 225.455 68.7) (width 4) (layer B.Cu) (net 38)) (segment (start 225.455 68.7) (end 225.248 68.493) (width 4) (layer B.Cu) (net 38) (tstamp 57247664)) (segment (start 219.99998 65) (end 218 65) (width 1) (layer F.Cu) (net 38)) (segment (start 218 65) (end 216 67) (width 1) (layer F.Cu) (net 38) (tstamp 57246971)) (segment (start 215.00126 65) (end 215.00126 67) (width 1) (layer F.Cu) (net 38)) (segment (start 215.00126 67) (end 216 67) (width 1) (layer F.Cu) (net 38) (tstamp 5724696C)) (segment (start 215.00126 67) (end 216 67) (width 4.5) (layer F.Cu) (net 38)) (segment (start 216 67) (end 219.99998 67) (width 4.5) (layer F.Cu) (net 38) (tstamp 5724696F)) (segment (start 219.99998 67) (end 226.59 67) (width 4.5) (layer F.Cu) (net 38)) (segment (start 226.59 67) (end 228.2 68.61) (width 4.5) (layer F.Cu) (net 38) (tstamp 572468E7)) (segment (start 222.708 68.493) (end 225.041 68.7) (width 1) (layer F.Cu) (net 38)) (segment (start 225.455 68.7) (end 228.2 68.61) (width 1) (layer B.Cu) (net 38) (tstamp 56266F3E)) (segment (start 225.248 68.493) (end 225.455 68.7) (width 1) (layer B.Cu) (net 38) (tstamp 56266F3D)) (via (at 225.248 68.493) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 38)) (segment (start 225.041 68.7) (end 225.248 68.493) (width 1) (layer F.Cu) (net 38) (tstamp 56266F3A)) (segment (start 220.072 68.53) (end 222.628 68.413) (width 1) (layer B.Cu) (net 38)) (segment (start 222.708 68.493) (end 224.74 68.7) (width 1) (layer F.Cu) (net 38) (tstamp 56266F34)) (via (at 222.708 68.493) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 38)) (segment (start 222.628 68.413) (end 222.708 68.493) (width 1) (layer B.Cu) (net 38) (tstamp 56266F31)) (segment (start 224.74 68.7) (end 224.74 68.493) (width 1) (layer F.Cu) (net 38) (tstamp 56266F35)) (segment (start 224.74 68.493) (end 224.74 68.7) (width 1) (layer F.Cu) (net 38) (tstamp 56266F37)) (segment (start 228.2 68.61) (end 224.74 68.7) (width 1) (layer F.Cu) (net 38)) (segment (start 224.74 68.7) (end 220.152 68.61) (width 1) (layer F.Cu) (net 38) (tstamp 56266F38)) (segment (start 220.152 68.61) (end 220.072 68.53) (width 1) (layer F.Cu) (net 38) (tstamp 56266F24)) (via (at 220.072 68.53) (size 1.8) (drill 0.8) (layers F.Cu B.Cu) (net 38)) (segment (start 220.072 68.53) (end 220.152 68.61) (width 1) (layer B.Cu) (net 38) (tstamp 56266F27)) (segment (start 228.2 68.61) (end 220.66 68.61) (width 4) (layer B.Cu) (net 38)) (segment (start 220.66 68.61) (end 220.58 68.53) (width 4) (layer B.Cu) (net 38) (tstamp 56266510)) (zone (net 15) (net_name GNDPWR) (layer F.Cu) (tstamp 562664DA) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 153.4 72.213) (xy 153.4 88.723) (xy 221.85 88.85) (xy 221.85 72.34) ) ) (filled_polygon (pts (xy 197.49256 72.421809) (xy 197.49256 73.88) (xy 197.536838 74.115317) (xy 197.67591 74.331441) (xy 197.88811 74.476431) (xy 198.14 74.52744) (xy 199.84 74.52744) (xy 200.075317 74.483162) (xy 200.291441 74.34409) (xy 200.436431 74.13189) (xy 200.48744 73.88) (xy 200.48744 73.761771) (xy 200.550254 73.855779) (xy 200.999765 74.156133) (xy 201.53 74.261603) (xy 202.060235 74.156133) (xy 202.435 73.905723) (xy 202.435 74.192892) (xy 202.097517 74.697971) (xy 201.935 75.515) (xy 201.935 77.843016) (xy 201.890046 77.910295) (xy 201.836 78.182) (xy 201.890046 78.453705) (xy 201.935 78.520984) (xy 201.935 81.23) (xy 201.935128 81.230645) (xy 201.93476 81.652789) (xy 202.097387 82.046377) (xy 202.097517 82.047029) (xy 202.097883 82.047577) (xy 202.25909 82.437727) (xy 202.559958 82.739121) (xy 202.560327 82.739673) (xy 202.560874 82.740038) (xy 202.859114 83.0388) (xy 203.25242 83.202115) (xy 203.252971 83.202483) (xy 203.253616 83.202611) (xy 203.643485 83.364499) (xy 204.069349 83.364871) (xy 204.07 83.365) (xy 204.070645 83.364872) (xy 204.492789 83.36524) (xy 204.886377 83.202613) (xy 204.887029 83.202483) (xy 204.887577 83.202117) (xy 205.277727 83.04091) (xy 205.579121 82.740042) (xy 205.579673 82.739673) (xy 205.580038 82.739126) (xy 205.8788 82.440886) (xy 206.042115 82.04758) (xy 206.042483 82.047029) (xy 206.042611 82.046384) (xy 206.204499 81.656515) (xy 206.204871 81.230651) (xy 206.205 81.23) (xy 206.205 81.082289) (xy 206.20524 80.807211) (xy 206.205 80.80663) (xy 206.205 75.515) (xy 206.042483 74.697971) (xy 205.705 74.192892) (xy 205.705 73.905723) (xy 206.079765 74.156133) (xy 206.61 74.261603) (xy 207.140235 74.156133) (xy 207.185706 74.12575) (xy 208.35 74.12575) (xy 208.35 74.466309) (xy 208.446673 74.699698) (xy 208.625301 74.878327) (xy 208.85869 74.975) (xy 209.49925 74.975) (xy 209.658 74.81625) (xy 209.658 73.967) (xy 209.912 73.967) (xy 209.912 74.81625) (xy 210.07075 74.975) (xy 210.71131 74.975) (xy 210.944699 74.878327) (xy 211.123327 74.699698) (xy 211.22 74.466309) (xy 211.22 74.12575) (xy 211.06125 73.967) (xy 209.912 73.967) (xy 209.658 73.967) (xy 208.50875 73.967) (xy 208.35 74.12575) (xy 207.185706 74.12575) (xy 207.589746 73.855779) (xy 207.8901 73.406268) (xy 207.928405 73.213691) (xy 208.35 73.213691) (xy 208.35 73.55425) (xy 208.50875 73.713) (xy 209.658 73.713) (xy 209.658 72.86375) (xy 209.912 72.86375) (xy 209.912 73.713) (xy 211.06125 73.713) (xy 211.22 73.55425) (xy 211.22 73.213691) (xy 211.123327 72.980302) (xy 210.944699 72.801673) (xy 210.71131 72.705) (xy 210.07075 72.705) (xy 209.912 72.86375) (xy 209.658 72.86375) (xy 209.49925 72.705) (xy 208.85869 72.705) (xy 208.625301 72.801673) (xy 208.446673 72.980302) (xy 208.35 73.213691) (xy 207.928405 73.213691) (xy 207.99557 72.876033) (xy 207.99557 72.441296) (xy 211.57443 72.447936) (xy 211.57443 72.876033) (xy 211.6799 73.406268) (xy 211.980254 73.855779) (xy 212.075 73.919086) (xy 212.075 77.324995) (xy 212.074999 77.325) (xy 212.126232 77.58256) (xy 212.142367 77.663675) (xy 212.210678 77.76591) (xy 212.33421 77.95079) (xy 213.36756 78.984139) (xy 213.36756 80.23) (xy 213.411838 80.465317) (xy 213.55091 80.681441) (xy 213.76311 80.826431) (xy 214.015 80.87744) (xy 215.715 80.87744) (xy 215.950317 80.833162) (xy 215.96374 80.824525) (xy 215.96374 81.632931) (xy 215.715 81.58256) (xy 214.015 81.58256) (xy 213.779683 81.626838) (xy 213.563559 81.76591) (xy 213.418569 81.97811) (xy 213.36756 82.23) (xy 213.36756 83.47586) (xy 212.96921 83.87421) (xy 212.777367 84.161325) (xy 212.777367 84.161326) (xy 212.709999 84.5) (xy 212.71 84.500005) (xy 212.71 87.348421) (xy 211.68079 86.31921) (xy 211.393675 86.127367) (xy 211.337484 86.11619) (xy 211.055 86.059999) (xy 211.054995 86.06) (xy 204.726579 86.06) (xy 199.875 81.20842) (xy 199.875 78.520854) (xy 200.075317 78.483162) (xy 200.291441 78.34409) (xy 200.436431 78.13189) (xy 200.48744 77.88) (xy 200.48744 75.88) (xy 200.443162 75.644683) (xy 200.30409 75.428559) (xy 200.09189 75.283569) (xy 199.84 75.23256) (xy 198.14 75.23256) (xy 197.904683 75.276838) (xy 197.688559 75.41591) (xy 197.543569 75.62811) (xy 197.49256 75.88) (xy 197.49256 77.88) (xy 197.536838 78.115317) (xy 197.67591 78.331441) (xy 197.88811 78.476431) (xy 198.105 78.520352) (xy 198.105 81.574995) (xy 198.104999 81.575) (xy 198.160853 81.85579) (xy 198.172367 81.913675) (xy 198.306887 82.115) (xy 198.36421 82.20079) (xy 203.734208 87.570787) (xy 203.73421 87.57079) (xy 204.021325 87.762633) (xy 204.077516 87.77381) (xy 204.36 87.830001) (xy 204.360005 87.83) (xy 210.68842 87.83) (xy 210.98097 88.12255) (xy 207.07101 88.12255) (xy 206.835693 88.166828) (xy 206.619569 88.3059) (xy 206.474579 88.5181) (xy 206.438876 88.694406) (xy 194.87374 88.672949) (xy 194.87374 77.49874) (xy 194.806373 77.160065) (xy 194.61453 76.87295) (xy 194.614527 76.872948) (xy 193.525 75.78342) (xy 193.525 73.919086) (xy 193.619746 73.855779) (xy 193.9201 73.406268) (xy 194.02557 72.876033) (xy 194.02557 72.415376) ) ) (filled_polygon (pts (xy 174.63256 72.379395) (xy 174.63256 73.88) (xy 174.676838 74.115317) (xy 174.81591 74.331441) (xy 175.02811 74.476431) (xy 175.28 74.52744) (xy 176.98 74.52744) (xy 177.215317 74.483162) (xy 177.431441 74.34409) (xy 177.576431 74.13189) (xy 177.62744 73.88) (xy 177.62744 73.761771) (xy 177.690254 73.855779) (xy 178.139765 74.156133) (xy 178.67 74.261603) (xy 179.200235 74.156133) (xy 179.575 73.905723) (xy 179.575 74.192892) (xy 179.237517 74.697971) (xy 179.075 75.515) (xy 179.075 77.843016) (xy 179.030046 77.910295) (xy 178.976 78.182) (xy 179.030046 78.453705) (xy 179.075 78.520984) (xy 179.075 81.23) (xy 179.075128 81.230645) (xy 179.07476 81.652789) (xy 179.237387 82.046377) (xy 179.237517 82.047029) (xy 179.237883 82.047577) (xy 179.39909 82.437727) (xy 179.699958 82.739121) (xy 179.700327 82.739673) (xy 179.700874 82.740038) (xy 179.999114 83.0388) (xy 180.39242 83.202115) (xy 180.392971 83.202483) (xy 180.393616 83.202611) (xy 180.783485 83.364499) (xy 181.209349 83.364871) (xy 181.21 83.365) (xy 181.210645 83.364872) (xy 181.632789 83.36524) (xy 182.026377 83.202613) (xy 182.027029 83.202483) (xy 182.027577 83.202117) (xy 182.417727 83.04091) (xy 182.719121 82.740042) (xy 182.719673 82.739673) (xy 182.720038 82.739126) (xy 183.0188 82.440886) (xy 183.182115 82.04758) (xy 183.182483 82.047029) (xy 183.182611 82.046384) (xy 183.344499 81.656515) (xy 183.344871 81.230651) (xy 183.345 81.23) (xy 183.345 81.082289) (xy 183.34524 80.807211) (xy 183.345 80.80663) (xy 183.345 75.515) (xy 183.182483 74.697971) (xy 182.845 74.192892) (xy 182.845 73.905723) (xy 183.219765 74.156133) (xy 183.75 74.261603) (xy 184.280235 74.156133) (xy 184.325706 74.12575) (xy 185.49 74.12575) (xy 185.49 74.466309) (xy 185.586673 74.699698) (xy 185.765301 74.878327) (xy 185.99869 74.975) (xy 186.63925 74.975) (xy 186.798 74.81625) (xy 186.798 73.967) (xy 187.052 73.967) (xy 187.052 74.81625) (xy 187.21075 74.975) (xy 187.85131 74.975) (xy 188.084699 74.878327) (xy 188.263327 74.699698) (xy 188.36 74.466309) (xy 188.36 74.12575) (xy 188.20125 73.967) (xy 187.052 73.967) (xy 186.798 73.967) (xy 185.64875 73.967) (xy 185.49 74.12575) (xy 184.325706 74.12575) (xy 184.729746 73.855779) (xy 185.0301 73.406268) (xy 185.068405 73.213691) (xy 185.49 73.213691) (xy 185.49 73.55425) (xy 185.64875 73.713) (xy 186.798 73.713) (xy 186.798 72.86375) (xy 187.052 72.86375) (xy 187.052 73.713) (xy 188.20125 73.713) (xy 188.36 73.55425) (xy 188.36 73.213691) (xy 188.263327 72.980302) (xy 188.084699 72.801673) (xy 187.85131 72.705) (xy 187.21075 72.705) (xy 187.052 72.86375) (xy 186.798 72.86375) (xy 186.63925 72.705) (xy 185.99869 72.705) (xy 185.765301 72.801673) (xy 185.586673 72.980302) (xy 185.49 73.213691) (xy 185.068405 73.213691) (xy 185.13557 72.876033) (xy 185.13557 72.398882) (xy 188.71443 72.405522) (xy 188.71443 72.876033) (xy 188.8199 73.406268) (xy 189.120254 73.855779) (xy 189.215 73.919086) (xy 189.215 77.324995) (xy 189.214999 77.325) (xy 189.266232 77.58256) (xy 189.282367 77.663675) (xy 189.350678 77.76591) (xy 189.47421 77.95079) (xy 190.50756 78.984139) (xy 190.50756 80.23) (xy 190.551838 80.465317) (xy 190.69091 80.681441) (xy 190.90311 80.826431) (xy 191.155 80.87744) (xy 192.855 80.87744) (xy 193.090317 80.833162) (xy 193.10374 80.824525) (xy 193.10374 81.632931) (xy 192.855 81.58256) (xy 191.155 81.58256) (xy 190.919683 81.626838) (xy 190.703559 81.76591) (xy 190.558569 81.97811) (xy 190.50756 82.23) (xy 190.50756 83.47586) (xy 190.10921 83.87421) (xy 189.917367 84.161325) (xy 189.917367 84.161326) (xy 189.849999 84.5) (xy 189.85 84.500005) (xy 189.85 87.983421) (xy 188.82079 86.95421) (xy 188.807006 86.945) (xy 188.533675 86.762367) (xy 188.477484 86.75119) (xy 188.195 86.694999) (xy 188.194995 86.695) (xy 182.211579 86.695) (xy 177.015 81.49842) (xy 177.015 78.520854) (xy 177.215317 78.483162) (xy 177.431441 78.34409) (xy 177.576431 78.13189) (xy 177.62744 77.88) (xy 177.62744 75.88) (xy 177.583162 75.644683) (xy 177.44409 75.428559) (xy 177.23189 75.283569) (xy 176.98 75.23256) (xy 175.28 75.23256) (xy 175.044683 75.276838) (xy 174.828559 75.41591) (xy 174.683569 75.62811) (xy 174.63256 75.88) (xy 174.63256 77.88) (xy 174.676838 78.115317) (xy 174.81591 78.331441) (xy 175.02811 78.476431) (xy 175.245 78.520352) (xy 175.245 81.864995) (xy 175.244999 81.865) (xy 175.281208 82.047029) (xy 175.312367 82.203675) (xy 175.483637 82.46) (xy 175.50421 82.49079) (xy 181.219208 88.205787) (xy 181.21921 88.20579) (xy 181.246778 88.22421) (xy 181.506326 88.397634) (xy 181.845 88.465001) (xy 181.845005 88.465) (xy 187.82842 88.465) (xy 188.023659 88.660239) (xy 172.01374 88.630535) (xy 172.01374 76.86374) (xy 171.946373 76.525065) (xy 171.75453 76.23795) (xy 171.754527 76.237948) (xy 170.665 75.14842) (xy 170.665 73.919086) (xy 170.759746 73.855779) (xy 171.0601 73.406268) (xy 171.16557 72.876033) (xy 171.16557 72.372962) ) ) (filled_polygon (pts (xy 165.85443 72.363108) (xy 165.85443 72.876033) (xy 165.9599 73.406268) (xy 166.260254 73.855779) (xy 166.355 73.919086) (xy 166.355 77.324995) (xy 166.354999 77.325) (xy 166.406232 77.58256) (xy 166.422367 77.663675) (xy 166.490678 77.76591) (xy 166.61421 77.95079) (xy 167.64756 78.984139) (xy 167.64756 80.23) (xy 167.691838 80.465317) (xy 167.83091 80.681441) (xy 168.04311 80.826431) (xy 168.295 80.87744) (xy 169.995 80.87744) (xy 170.230317 80.833162) (xy 170.24374 80.824525) (xy 170.24374 81.632931) (xy 169.995 81.58256) (xy 168.295 81.58256) (xy 168.059683 81.626838) (xy 167.843559 81.76591) (xy 167.698569 81.97811) (xy 167.64756 82.23) (xy 167.64756 83.47586) (xy 167.24921 83.87421) (xy 167.057367 84.161325) (xy 167.057367 84.161326) (xy 166.989999 84.5) (xy 166.99 84.500005) (xy 166.99 87.983421) (xy 165.96079 86.95421) (xy 165.947006 86.945) (xy 165.673675 86.762367) (xy 165.617484 86.75119) (xy 165.335 86.694999) (xy 165.334995 86.695) (xy 159.986579 86.695) (xy 154.155 80.86342) (xy 154.155 78.520854) (xy 154.355317 78.483162) (xy 154.571441 78.34409) (xy 154.716431 78.13189) (xy 154.76744 77.88) (xy 154.76744 75.88) (xy 154.723162 75.644683) (xy 154.58409 75.428559) (xy 154.37189 75.283569) (xy 154.12 75.23256) (xy 153.527 75.23256) (xy 153.527 74.52744) (xy 154.12 74.52744) (xy 154.355317 74.483162) (xy 154.571441 74.34409) (xy 154.716431 74.13189) (xy 154.76744 73.88) (xy 154.76744 73.761771) (xy 154.830254 73.855779) (xy 155.279765 74.156133) (xy 155.81 74.261603) (xy 156.340235 74.156133) (xy 156.715 73.905723) (xy 156.715 74.192892) (xy 156.377517 74.697971) (xy 156.215 75.515) (xy 156.215 77.843016) (xy 156.170046 77.910295) (xy 156.116 78.182) (xy 156.170046 78.453705) (xy 156.215 78.520984) (xy 156.215 81.23) (xy 156.215128 81.230645) (xy 156.21476 81.652789) (xy 156.377387 82.046377) (xy 156.377517 82.047029) (xy 156.377883 82.047577) (xy 156.53909 82.437727) (xy 156.839958 82.739121) (xy 156.840327 82.739673) (xy 156.840874 82.740038) (xy 157.139114 83.0388) (xy 157.53242 83.202115) (xy 157.532971 83.202483) (xy 157.533616 83.202611) (xy 157.923485 83.364499) (xy 158.349349 83.364871) (xy 158.35 83.365) (xy 158.350645 83.364872) (xy 158.772789 83.36524) (xy 159.166377 83.202613) (xy 159.167029 83.202483) (xy 159.167577 83.202117) (xy 159.557727 83.04091) (xy 159.859121 82.740042) (xy 159.859673 82.739673) (xy 159.860038 82.739126) (xy 160.1588 82.440886) (xy 160.322115 82.04758) (xy 160.322483 82.047029) (xy 160.322611 82.046384) (xy 160.484499 81.656515) (xy 160.484871 81.230651) (xy 160.485 81.23) (xy 160.485 81.082289) (xy 160.48524 80.807211) (xy 160.485 80.80663) (xy 160.485 75.515) (xy 160.322483 74.697971) (xy 159.985 74.192892) (xy 159.985 73.905723) (xy 160.359765 74.156133) (xy 160.89 74.261603) (xy 161.420235 74.156133) (xy 161.465706 74.12575) (xy 162.63 74.12575) (xy 162.63 74.466309) (xy 162.726673 74.699698) (xy 162.905301 74.878327) (xy 163.13869 74.975) (xy 163.77925 74.975) (xy 163.938 74.81625) (xy 163.938 73.967) (xy 164.192 73.967) (xy 164.192 74.81625) (xy 164.35075 74.975) (xy 164.99131 74.975) (xy 165.224699 74.878327) (xy 165.403327 74.699698) (xy 165.5 74.466309) (xy 165.5 74.12575) (xy 165.34125 73.967) (xy 164.192 73.967) (xy 163.938 73.967) (xy 162.78875 73.967) (xy 162.63 74.12575) (xy 161.465706 74.12575) (xy 161.869746 73.855779) (xy 162.1701 73.406268) (xy 162.208405 73.213691) (xy 162.63 73.213691) (xy 162.63 73.55425) (xy 162.78875 73.713) (xy 163.938 73.713) (xy 163.938 72.86375) (xy 164.192 72.86375) (xy 164.192 73.713) (xy 165.34125 73.713) (xy 165.5 73.55425) (xy 165.5 73.213691) (xy 165.403327 72.980302) (xy 165.224699 72.801673) (xy 164.99131 72.705) (xy 164.35075 72.705) (xy 164.192 72.86375) (xy 163.938 72.86375) (xy 163.77925 72.705) (xy 163.13869 72.705) (xy 162.905301 72.801673) (xy 162.726673 72.980302) (xy 162.63 73.213691) (xy 162.208405 73.213691) (xy 162.27557 72.876033) (xy 162.27557 72.356468) ) ) ) (zone (net 15) (net_name GNDPWR) (layer B.Cu) (tstamp 562664DB) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 153.15 72.34) (xy 153.15 88.85) (xy 224.39 88.85) (xy 224.39 72.34) ) ) (filled_polygon (pts (xy 154.42443 72.876033) (xy 154.5299 73.406268) (xy 154.830254 73.855779) (xy 155.279765 74.156133) (xy 155.81 74.261603) (xy 156.340235 74.156133) (xy 156.789746 73.855779) (xy 157.08 73.421384) (xy 157.370254 73.855779) (xy 157.819765 74.156133) (xy 158.35 74.261603) (xy 158.880235 74.156133) (xy 159.329746 73.855779) (xy 159.62 73.421384) (xy 159.910254 73.855779) (xy 160.359765 74.156133) (xy 160.89 74.261603) (xy 161.420235 74.156133) (xy 161.869746 73.855779) (xy 162.1701 73.406268) (xy 162.197204 73.270006) (xy 162.400543 72.965687) (xy 162.499738 72.467) (xy 165.85443 72.467) (xy 165.85443 72.876033) (xy 165.9599 73.406268) (xy 166.260254 73.855779) (xy 166.709765 74.156133) (xy 167.24 74.261603) (xy 167.770235 74.156133) (xy 168.219746 73.855779) (xy 168.51 73.421384) (xy 168.800254 73.855779) (xy 169.249765 74.156133) (xy 169.78 74.261603) (xy 170.310235 74.156133) (xy 170.759746 73.855779) (xy 171.0601 73.406268) (xy 171.087204 73.270006) (xy 171.290543 72.965687) (xy 171.389738 72.467) (xy 177.28443 72.467) (xy 177.28443 72.876033) (xy 177.3899 73.406268) (xy 177.690254 73.855779) (xy 178.139765 74.156133) (xy 178.67 74.261603) (xy 179.200235 74.156133) (xy 179.649746 73.855779) (xy 179.94 73.421384) (xy 180.230254 73.855779) (xy 180.679765 74.156133) (xy 181.21 74.261603) (xy 181.740235 74.156133) (xy 182.189746 73.855779) (xy 182.48 73.421384) (xy 182.770254 73.855779) (xy 183.219765 74.156133) (xy 183.75 74.261603) (xy 184.280235 74.156133) (xy 184.729746 73.855779) (xy 185.0301 73.406268) (xy 185.057204 73.270006) (xy 185.260543 72.965687) (xy 185.359738 72.467) (xy 188.71443 72.467) (xy 188.71443 72.876033) (xy 188.8199 73.406268) (xy 189.120254 73.855779) (xy 189.569765 74.156133) (xy 190.1 74.261603) (xy 190.630235 74.156133) (xy 191.079746 73.855779) (xy 191.37 73.421384) (xy 191.660254 73.855779) (xy 192.109765 74.156133) (xy 192.64 74.261603) (xy 193.170235 74.156133) (xy 193.619746 73.855779) (xy 193.9201 73.406268) (xy 193.947204 73.270006) (xy 194.150543 72.965687) (xy 194.249738 72.467) (xy 200.14443 72.467) (xy 200.14443 72.876033) (xy 200.2499 73.406268) (xy 200.550254 73.855779) (xy 200.999765 74.156133) (xy 201.53 74.261603) (xy 202.060235 74.156133) (xy 202.509746 73.855779) (xy 202.8 73.421384) (xy 203.090254 73.855779) (xy 203.539765 74.156133) (xy 204.07 74.261603) (xy 204.600235 74.156133) (xy 205.049746 73.855779) (xy 205.34 73.421384) (xy 205.630254 73.855779) (xy 206.079765 74.156133) (xy 206.61 74.261603) (xy 207.140235 74.156133) (xy 207.589746 73.855779) (xy 207.8901 73.406268) (xy 207.917204 73.270006) (xy 208.120543 72.965687) (xy 208.219738 72.467) (xy 211.57443 72.467) (xy 211.57443 72.876033) (xy 211.6799 73.406268) (xy 211.980254 73.855779) (xy 212.429765 74.156133) (xy 212.96 74.261603) (xy 213.490235 74.156133) (xy 213.939746 73.855779) (xy 214.23 73.421384) (xy 214.520254 73.855779) (xy 214.969765 74.156133) (xy 215.5 74.261603) (xy 216.030235 74.156133) (xy 216.479746 73.855779) (xy 216.7801 73.406268) (xy 216.807204 73.270006) (xy 217.010543 72.965687) (xy 217.109738 72.467) (xy 220.313242 72.467) (xy 220.288569 72.50311) (xy 220.23756 72.755) (xy 220.23756 72.81679) (xy 220.050577 73.096629) (xy 219.850001 74.105) (xy 220.050577 75.113371) (xy 220.23756 75.39321) (xy 220.23756 75.455) (xy 220.281838 75.690317) (xy 220.42091 75.906441) (xy 220.63311 76.051431) (xy 220.795521 76.08432) (xy 221.476629 76.539423) (xy 222.485 76.739999) (xy 223.493371 76.539423) (xy 223.934005 76.245) (xy 224.263 76.245) (xy 224.263 88.723) (xy 153.277 88.723) (xy 153.277 81.652789) (xy 156.21476 81.652789) (xy 156.53909 82.437727) (xy 157.139114 83.0388) (xy 157.923485 83.364499) (xy 158.772789 83.36524) (xy 159.557727 83.04091) (xy 160.1588 82.440886) (xy 160.484499 81.656515) (xy 160.484502 81.652789) (xy 179.07476 81.652789) (xy 179.39909 82.437727) (xy 179.999114 83.0388) (xy 180.783485 83.364499) (xy 181.632789 83.36524) (xy 182.417727 83.04091) (xy 183.0188 82.440886) (xy 183.344499 81.656515) (xy 183.344502 81.652789) (xy 201.93476 81.652789) (xy 202.25909 82.437727) (xy 202.859114 83.0388) (xy 203.643485 83.364499) (xy 204.492789 83.36524) (xy 205.277727 83.04091) (xy 205.8788 82.440886) (xy 206.204499 81.656515) (xy 206.20524 80.807211) (xy 205.88091 80.022273) (xy 205.280886 79.4212) (xy 204.496515 79.095501) (xy 203.647211 79.09476) (xy 202.862273 79.41909) (xy 202.2612 80.019114) (xy 201.935501 80.803485) (xy 201.93476 81.652789) (xy 183.344502 81.652789) (xy 183.34524 80.807211) (xy 183.02091 80.022273) (xy 182.420886 79.4212) (xy 181.636515 79.095501) (xy 180.787211 79.09476) (xy 180.002273 79.41909) (xy 179.4012 80.019114) (xy 179.075501 80.803485) (xy 179.07476 81.652789) (xy 160.484502 81.652789) (xy 160.48524 80.807211) (xy 160.16091 80.022273) (xy 159.560886 79.4212) (xy 158.776515 79.095501) (xy 157.927211 79.09476) (xy 157.142273 79.41909) (xy 156.5412 80.019114) (xy 156.215501 80.803485) (xy 156.21476 81.652789) (xy 153.277 81.652789) (xy 153.277 72.467) (xy 154.42443 72.467) ) ) ) (zone (net 1) (net_name GND) (layer F.Cu) (tstamp 56266D8A) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 146.031 89.612) (xy 146.031 110.44) (xy 243.186 110.313) (xy 243.186 72.34) (xy 227.819 72.34) (xy 227.819 89.485) ) ) (filled_polygon (pts (xy 160.70357 92.10501) (xy 160.747848 92.340327) (xy 160.88692 92.556451) (xy 161.09912 92.701441) (xy 161.35101 92.75245) (xy 163.06587 92.75245) (xy 163.15656 92.84314) (xy 161.89457 92.84314) (xy 161.659253 92.887418) (xy 161.443129 93.02649) (xy 161.298139 93.23869) (xy 161.24713 93.49058) (xy 161.24713 96.58569) (xy 160.94267 96.459267) (xy 160.332009 96.458735) (xy 159.767629 96.691932) (xy 159.627 96.832315) (xy 159.627 96.710998) (xy 159.468252 96.710998) (xy 159.627 96.55225) (xy 159.627 96.211691) (xy 159.530327 95.978302) (xy 159.351699 95.799673) (xy 159.11831 95.703) (xy 158.47775 95.703) (xy 158.319 95.86175) (xy 158.319 96.711) (xy 158.339 96.711) (xy 158.339 96.965) (xy 158.319 96.965) (xy 158.319 97.81425) (xy 158.47775 97.973) (xy 159.101018 97.973) (xy 159.100735 98.297991) (xy 159.299803 98.779773) (xy 159.24389 98.741569) (xy 158.992 98.69056) (xy 157.392 98.69056) (xy 157.156683 98.734838) (xy 156.940559 98.87391) (xy 156.795569 99.08611) (xy 156.74456 99.338) (xy 156.74456 100.338) (xy 156.788838 100.573317) (xy 156.92791 100.789441) (xy 157.14011 100.934431) (xy 157.392 100.98544) (xy 158.490308 100.98544) (xy 158.546794 101.041926) (xy 158.915014 101.287963) (xy 159.34936 101.37436) (xy 161.24713 101.37436) (xy 161.24713 101.98942) (xy 161.291408 102.224737) (xy 161.43048 102.440861) (xy 161.64268 102.585851) (xy 161.89457 102.63686) (xy 163.69543 102.63686) (xy 163.930747 102.592582) (xy 164.146871 102.45351) (xy 164.291861 102.24131) (xy 164.34287 101.98942) (xy 164.34287 101.12436) (xy 165.085 101.12436) (xy 165.085 101.549995) (xy 165.084999 101.55) (xy 165.132582 101.78921) (xy 165.152367 101.888675) (xy 165.23048 102.00558) (xy 165.22756 102.02) (xy 165.22756 103.62) (xy 165.271838 103.855317) (xy 165.41091 104.071441) (xy 165.62311 104.216431) (xy 165.875 104.26744) (xy 166.576 104.26744) (xy 166.576 104.986) (xy 166.633852 105.276839) (xy 166.70256 105.379668) (xy 166.70256 106.4) (xy 166.746838 106.635317) (xy 166.88591 106.851441) (xy 167.09811 106.996431) (xy 167.111197 106.999081) (xy 166.898559 107.13591) (xy 166.753569 107.34811) (xy 166.70256 107.6) (xy 166.70256 109.1) (xy 166.746838 109.335317) (xy 166.88591 109.551441) (xy 167.09811 109.696431) (xy 167.321066 109.741581) (xy 167.462599 109.953401) (xy 167.79375 110.284552) (xy 163.626006 110.29) (xy 146.71 110.29) (xy 146.71 108.422815) (xy 161.86463 108.422815) (xy 162.18898 109.2078) (xy 162.789041 109.808909) (xy 163.573459 110.134628) (xy 164.422815 110.13537) (xy 165.2078 109.81102) (xy 165.808909 109.210959) (xy 166.134628 108.426541) (xy 166.13537 107.577185) (xy 165.81102 106.7922) (xy 165.210959 106.191091) (xy 164.426541 105.865372) (xy 163.577185 105.86463) (xy 162.7922 106.18898) (xy 162.191091 106.789041) (xy 161.865372 107.573459) (xy 161.86463 108.422815) (xy 146.71 108.422815) (xy 146.71 97.12375) (xy 156.757 97.12375) (xy 156.757 97.464309) (xy 156.853673 97.697698) (xy 157.032301 97.876327) (xy 157.26569 97.973) (xy 157.90625 97.973) (xy 158.065 97.81425) (xy 158.065 96.965) (xy 156.91575 96.965) (xy 156.757 97.12375) (xy 146.71 97.12375) (xy 146.71 96.211691) (xy 156.757 96.211691) (xy 156.757 96.55225) (xy 156.91575 96.711) (xy 158.065 96.711) (xy 158.065 95.86175) (xy 157.90625 95.703) (xy 157.26569 95.703) (xy 157.032301 95.799673) (xy 156.853673 95.978302) (xy 156.757 96.211691) (xy 146.71 96.211691) (xy 146.71 93.422815) (xy 146.86463 93.422815) (xy 147.18898 94.2078) (xy 147.789041 94.808909) (xy 148.573459 95.134628) (xy 149.422815 95.13537) (xy 150.2078 94.81102) (xy 150.808909 94.210959) (xy 151.134628 93.426541) (xy 151.13537 92.577185) (xy 150.81102 91.7922) (xy 150.210959 91.191091) (xy 149.426541 90.865372) (xy 148.577185 90.86463) (xy 147.7922 91.18898) (xy 147.191091 91.789041) (xy 146.865372 92.573459) (xy 146.86463 93.422815) (xy 146.71 93.422815) (xy 146.71 89.737946) (xy 160.70357 89.716217) ) ) (filled_polygon (pts (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 195.3014 109.444745) (xy 195.415474 110.018234) (xy 195.569162 110.248244) (xy 192.942838 110.251677) (xy 193.011954 110.17432) (xy 193.205184 109.621913) (xy 193.060924 109.387) (xy 191.847 109.387) (xy 191.847 109.407) (xy 191.593 109.407) (xy 191.593 109.387) (xy 191.573 109.387) (xy 191.573 109.133) (xy 191.593 109.133) (xy 191.593 109.113) (xy 191.847 109.113) (xy 191.847 109.133) (xy 193.060924 109.133) (xy 193.205184 108.898087) (xy 193.011954 108.34568) (xy 192.622036 107.909268) (xy 192.501074 107.851) (xy 195.986649 107.851) ) ) (filled_polygon (pts (xy 243.059 92.392356) (xy 242.81102 91.7922) (xy 242.210959 91.191091) (xy 241.426541 90.865372) (xy 240.577185 90.86463) (xy 239.7922 91.18898) (xy 239.191091 91.789041) (xy 238.865372 92.573459) (xy 238.86463 93.422815) (xy 239.18898 94.2078) (xy 239.789041 94.808909) (xy 240.573459 95.134628) (xy 241.422815 95.13537) (xy 242.2078 94.81102) (xy 242.808909 94.210959) (xy 243.059 93.608673) (xy 243.059 110.186166) (xy 241.509904 110.188191) (xy 241.587837 110.110258) (xy 241.68451 109.876869) (xy 241.68451 104.28575) (xy 241.52576 104.127) (xy 236.6769 104.127) (xy 236.6769 104.147) (xy 236.4229 104.147) (xy 236.4229 104.127) (xy 231.57404 104.127) (xy 231.41529 104.28575) (xy 231.41529 109.876869) (xy 231.511963 110.110258) (xy 231.602846 110.201141) (xy 205.9186 110.234716) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.547 109.407) (xy 204.293 109.407) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 107.76775) (xy 204.547 107.76775) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.422815) (xy 211.86463 108.422815) (xy 212.18898 109.2078) (xy 212.789041 109.808909) (xy 213.573459 110.134628) (xy 214.422815 110.13537) (xy 215.2078 109.81102) (xy 215.808909 109.210959) (xy 216.033638 108.66975) (xy 220.542 108.66975) (xy 220.542 109.010309) (xy 220.638673 109.243698) (xy 220.817301 109.422327) (xy 221.05069 109.519) (xy 221.69125 109.519) (xy 221.85 109.36025) (xy 221.85 108.511) (xy 222.104 108.511) (xy 222.104 109.36025) (xy 222.26275 109.519) (xy 222.90331 109.519) (xy 223.136699 109.422327) (xy 223.315327 109.243698) (xy 223.412 109.010309) (xy 223.412 108.66975) (xy 223.25325 108.511) (xy 222.104 108.511) (xy 221.85 108.511) (xy 220.70075 108.511) (xy 220.542 108.66975) (xy 216.033638 108.66975) (xy 216.134628 108.426541) (xy 216.13537 107.577185) (xy 215.81102 106.7922) (xy 215.210959 106.191091) (xy 214.426541 105.865372) (xy 213.577185 105.86463) (xy 212.7922 106.18898) (xy 212.191091 106.789041) (xy 211.865372 107.573459) (xy 211.86463 108.422815) (xy 205.9186 108.422815) (xy 205.9186 108.117691) (xy 205.821927 107.884302) (xy 205.643299 107.705673) (xy 205.40991 107.609) (xy 204.70575 107.609) (xy 204.547 107.76775) (xy 204.293 107.76775) (xy 204.13425 107.609) (xy 203.43009 107.609) (xy 203.196701 107.705673) (xy 203.018073 107.884302) (xy 202.9545 108.03778) (xy 202.93967 108.015585) (xy 202.905043 107.992448) (xy 203.307551 107.590643) (xy 203.541733 107.02667) (xy 203.542265 106.416009) (xy 203.309068 105.851629) (xy 202.877643 105.419449) (xy 202.31367 105.185267) (xy 202.277025 105.185235) (xy 201.753 105.081) (xy 197.608802 105.081) (xy 198.257802 104.432) (xy 205.629198 104.432) (xy 206.24456 105.047362) (xy 206.24456 105.338) (xy 206.288838 105.573317) (xy 206.42791 105.789441) (xy 206.64011 105.934431) (xy 206.892 105.98544) (xy 208.392 105.98544) (xy 208.627317 105.941162) (xy 208.843441 105.80209) (xy 208.988431 105.58989) (xy 208.991081 105.576803) (xy 209.12791 105.789441) (xy 209.34011 105.934431) (xy 209.592 105.98544) (xy 211.092 105.98544) (xy 211.327317 105.941162) (xy 211.543441 105.80209) (xy 211.688431 105.58989) (xy 211.717164 105.448) (xy 214.072 105.448) (xy 214.362839 105.390148) (xy 214.609401 105.225401) (xy 215.244401 104.590401) (xy 215.409148 104.343839) (xy 215.467 104.053) (xy 215.467 103.59725) (xy 215.603 103.46125) (xy 215.603 102.312) (xy 215.857 102.312) (xy 215.857 103.46125) (xy 216.01575 103.62) (xy 216.356309 103.62) (xy 216.589698 103.523327) (xy 216.768327 103.344699) (xy 216.865 103.11131) (xy 216.865 102.47075) (xy 216.70625 102.312) (xy 215.857 102.312) (xy 215.603 102.312) (xy 215.583 102.312) (xy 215.583 102.058) (xy 215.603 102.058) (xy 215.603 100.90875) (xy 215.857 100.90875) (xy 215.857 102.058) (xy 216.70625 102.058) (xy 216.865 101.89925) (xy 216.865 101.25869) (xy 216.768327 101.025301) (xy 216.589698 100.846673) (xy 216.356309 100.75) (xy 216.01575 100.75) (xy 215.857 100.90875) (xy 215.603 100.90875) (xy 215.467 100.77275) (xy 215.467 100.505253) (xy 215.49098 100.489822) (xy 215.70869 100.58) (xy 215.84925 100.58) (xy 216.008 100.42125) (xy 216.008 99.297) (xy 216.262 99.297) (xy 216.262 100.42125) (xy 216.42075 100.58) (xy 216.56131 100.58) (xy 216.794699 100.483327) (xy 216.973327 100.304698) (xy 217.07 100.071309) (xy 217.07 99.45575) (xy 216.91125 99.297) (xy 216.262 99.297) (xy 216.008 99.297) (xy 215.988 99.297) (xy 215.988 99.043) (xy 216.008 99.043) (xy 216.008 97.91875) (xy 216.262 97.91875) (xy 216.262 99.043) (xy 216.91125 99.043) (xy 217.07 98.88425) (xy 217.07 98.268691) (xy 216.973327 98.035302) (xy 216.794699 97.856673) (xy 216.56131 97.76) (xy 216.42075 97.76) (xy 216.262 97.91875) (xy 216.008 97.91875) (xy 215.84925 97.76) (xy 215.70869 97.76) (xy 215.491878 97.849806) (xy 215.41689 97.798569) (xy 215.165 97.74756) (xy 214.565 97.74756) (xy 214.329683 97.791838) (xy 214.230472 97.855678) (xy 214.14689 97.798569) (xy 213.895 97.74756) (xy 213.295 97.74756) (xy 213.059683 97.791838) (xy 212.960472 97.855678) (xy 212.87689 97.798569) (xy 212.625 97.74756) (xy 212.025 97.74756) (xy 211.789683 97.791838) (xy 211.573559 97.93091) (xy 211.428569 98.14311) (xy 211.37756 98.395) (xy 211.37756 98.71936) (xy 210.69787 98.71936) (xy 210.69787 97.8543) (xy 210.653592 97.618983) (xy 210.51452 97.402859) (xy 210.30232 97.257869) (xy 210.05043 97.20686) (xy 208.24957 97.20686) (xy 208.014253 97.251138) (xy 207.798129 97.39021) (xy 207.77386 97.425728) (xy 207.764061 97.415929) (xy 207.764265 97.182009) (xy 207.531068 96.617629) (xy 207.099643 96.185449) (xy 206.53567 95.951267) (xy 205.925009 95.950735) (xy 205.360629 96.183932) (xy 204.928449 96.615357) (xy 204.694267 97.17933) (xy 204.693735 97.789991) (xy 204.926932 98.354371) (xy 205.358357 98.786551) (xy 205.92233 99.020733) (xy 206.158807 99.020939) (xy 207.544793 100.406926) (xy 207.60213 100.445237) (xy 207.60213 101.35442) (xy 207.602909 101.35856) (xy 206.892 101.35856) (xy 206.656683 101.402838) (xy 206.440559 101.54191) (xy 206.295569 101.75411) (xy 206.25185 101.97) (xy 197.742 101.97) (xy 197.451161 102.027852) (xy 197.204599 102.192599) (xy 195.809224 103.587974) (xy 195.79025 103.569) (xy 194.641 103.569) (xy 194.641 103.589) (xy 194.387 103.589) (xy 194.387 103.569) (xy 194.367 103.569) (xy 194.367 103.315) (xy 194.387 103.315) (xy 194.387 102.46575) (xy 194.641 102.46575) (xy 194.641 103.315) (xy 195.79025 103.315) (xy 195.949 103.15625) (xy 195.949 102.815691) (xy 195.852327 102.582302) (xy 195.673699 102.403673) (xy 195.44031 102.307) (xy 194.79975 102.307) (xy 194.641 102.46575) (xy 194.387 102.46575) (xy 194.22825 102.307) (xy 193.58769 102.307) (xy 193.37 102.39717) (xy 193.37 101.89369) (xy 193.273327 101.660301) (xy 193.094698 101.481673) (xy 192.861309 101.385) (xy 192.52075 101.385) (xy 192.362 101.54375) (xy 192.362 102.693) (xy 192.382 102.693) (xy 192.382 102.947) (xy 192.362 102.947) (xy 192.362 102.967) (xy 192.108 102.967) (xy 192.108 102.947) (xy 192.088 102.947) (xy 192.088 102.693) (xy 192.108 102.693) (xy 192.108 101.54375) (xy 191.94925 101.385) (xy 191.718 101.385) (xy 191.718 101.319802) (xy 191.842894 101.194908) (xy 191.905317 101.183162) (xy 191.99598 101.124822) (xy 192.21369 101.215) (xy 192.35425 101.215) (xy 192.513 101.05625) (xy 192.513 99.932) (xy 192.767 99.932) (xy 192.767 101.05625) (xy 192.92575 101.215) (xy 193.06631 101.215) (xy 193.299699 101.118327) (xy 193.478327 100.939698) (xy 193.575 100.706309) (xy 193.575 100.09075) (xy 193.41625 99.932) (xy 192.767 99.932) (xy 192.513 99.932) (xy 192.493 99.932) (xy 192.493 99.678) (xy 192.513 99.678) (xy 192.513 98.55375) (xy 192.767 98.55375) (xy 192.767 99.678) (xy 193.41625 99.678) (xy 193.575 99.51925) (xy 193.575 98.903691) (xy 193.478327 98.670302) (xy 193.299699 98.491673) (xy 193.06631 98.395) (xy 192.92575 98.395) (xy 192.767 98.55375) (xy 192.513 98.55375) (xy 192.35425 98.395) (xy 192.21369 98.395) (xy 191.996878 98.484806) (xy 191.92189 98.433569) (xy 191.67 98.38256) (xy 191.07 98.38256) (xy 190.834683 98.426838) (xy 190.735472 98.490678) (xy 190.65189 98.433569) (xy 190.4 98.38256) (xy 189.8 98.38256) (xy 189.564683 98.426838) (xy 189.465472 98.490678) (xy 189.38189 98.433569) (xy 189.13 98.38256) (xy 188.53 98.38256) (xy 188.294683 98.426838) (xy 188.078559 98.56591) (xy 187.933569 98.77811) (xy 187.88256 99.03) (xy 187.88256 99.35436) (xy 187.20287 99.35436) (xy 187.20287 98.4893) (xy 187.158592 98.253983) (xy 187.01952 98.037859) (xy 186.80732 97.892869) (xy 186.55543 97.84186) (xy 184.75457 97.84186) (xy 184.519253 97.886138) (xy 184.347676 97.996544) (xy 183.730061 97.378929) (xy 183.730265 97.145009) (xy 183.497068 96.580629) (xy 183.065643 96.148449) (xy 182.50167 95.914267) (xy 181.891009 95.913735) (xy 181.326629 96.146932) (xy 180.894449 96.578357) (xy 180.660267 97.14233) (xy 180.659735 97.752991) (xy 180.892932 98.317371) (xy 181.324357 98.749551) (xy 181.88833 98.983733) (xy 182.124807 98.983939) (xy 183.801071 100.660203) (xy 183.803757 100.673706) (xy 184.049794 101.041926) (xy 184.10713 101.080237) (xy 184.10713 101.98942) (xy 184.151408 102.224737) (xy 184.29048 102.440861) (xy 184.50268 102.585851) (xy 184.75457 102.63686) (xy 186.55543 102.63686) (xy 186.790747 102.592582) (xy 187.006871 102.45351) (xy 187.151861 102.24131) (xy 187.20287 101.98942) (xy 187.20287 101.12436) (xy 187.945 101.12436) (xy 187.945 102.414995) (xy 187.944999 102.415) (xy 187.981328 102.597633) (xy 188.012367 102.753675) (xy 188.08756 102.86621) (xy 188.08756 103.547) (xy 181.56 103.547) (xy 181.269161 103.604852) (xy 181.022599 103.769599) (xy 180.089638 104.70256) (xy 178.6 104.70256) (xy 178.364683 104.746838) (xy 178.148559 104.88591) (xy 178.003569 105.09811) (xy 178.000919 105.111197) (xy 177.86409 104.898559) (xy 177.65189 104.753569) (xy 177.4 104.70256) (xy 175.9 104.70256) (xy 175.664683 104.746838) (xy 175.448559 104.88591) (xy 175.303569 105.09811) (xy 175.25256 105.35) (xy 175.25256 106.65) (xy 175.266108 106.722) (xy 171.4 106.722) (xy 171.166837 106.768379) (xy 171.246431 106.65189) (xy 171.29744 106.4) (xy 171.29744 104.9) (xy 171.253162 104.664683) (xy 171.11409 104.448559) (xy 170.90189 104.303569) (xy 170.65 104.25256) (xy 170.0072 104.25256) (xy 170.234698 104.158327) (xy 170.413327 103.979699) (xy 170.51 103.74631) (xy 170.51 103.10575) (xy 170.35125 102.947) (xy 169.502 102.947) (xy 169.502 102.967) (xy 169.248 102.967) (xy 169.248 102.947) (xy 169.228 102.947) (xy 169.228 102.693) (xy 169.248 102.693) (xy 169.248 101.8466) (xy 169.27 101.736) (xy 169.27 101.54375) (xy 169.502 101.54375) (xy 169.502 102.693) (xy 170.35125 102.693) (xy 170.51 102.53425) (xy 170.51 101.89369) (xy 170.413327 101.660301) (xy 170.234698 101.481673) (xy 170.001309 101.385) (xy 169.66075 101.385) (xy 169.502 101.54375) (xy 169.27 101.54375) (xy 169.27 101.180334) (xy 169.35369 101.215) (xy 169.49425 101.215) (xy 169.653 101.05625) (xy 169.653 99.932) (xy 169.907 99.932) (xy 169.907 101.05625) (xy 170.06575 101.215) (xy 170.20631 101.215) (xy 170.439699 101.118327) (xy 170.618327 100.939698) (xy 170.715 100.706309) (xy 170.715 100.09075) (xy 170.55625 99.932) (xy 169.907 99.932) (xy 169.653 99.932) (xy 169.633 99.932) (xy 169.633 99.678) (xy 169.653 99.678) (xy 169.653 98.55375) (xy 169.907 98.55375) (xy 169.907 99.678) (xy 170.55625 99.678) (xy 170.715 99.51925) (xy 170.715 98.903691) (xy 170.618327 98.670302) (xy 170.439699 98.491673) (xy 170.20631 98.395) (xy 170.06575 98.395) (xy 169.907 98.55375) (xy 169.653 98.55375) (xy 169.49425 98.395) (xy 169.35369 98.395) (xy 169.136878 98.484806) (xy 169.06189 98.433569) (xy 168.81 98.38256) (xy 168.21 98.38256) (xy 167.974683 98.426838) (xy 167.875472 98.490678) (xy 167.79189 98.433569) (xy 167.54 98.38256) (xy 166.94 98.38256) (xy 166.704683 98.426838) (xy 166.605472 98.490678) (xy 166.52189 98.433569) (xy 166.27 98.38256) (xy 165.67 98.38256) (xy 165.434683 98.426838) (xy 165.218559 98.56591) (xy 165.073569 98.77811) (xy 165.02256 99.03) (xy 165.02256 99.35436) (xy 164.34287 99.35436) (xy 164.34287 98.4893) (xy 164.298592 98.253983) (xy 164.15952 98.037859) (xy 163.94732 97.892869) (xy 163.69543 97.84186) (xy 162.171133 97.84186) (xy 162.171265 97.690009) (xy 162.149833 97.63814) (xy 163.69543 97.63814) (xy 163.930747 97.593862) (xy 164.146871 97.45479) (xy 164.291861 97.24259) (xy 164.34287 96.9907) (xy 164.34287 96.12564) (xy 165.134355 96.12564) (xy 165.13436 96.125641) (xy 165.416844 96.06945) (xy 165.473035 96.058273) (xy 165.76015 95.86643) (xy 165.79914 95.82744) (xy 166.27 95.82744) (xy 166.505317 95.783162) (xy 166.604528 95.719322) (xy 166.68811 95.776431) (xy 166.94 95.82744) (xy 167.54 95.82744) (xy 167.775317 95.783162) (xy 167.83155 95.746977) (xy 167.88421 95.82579) (xy 168.519208 96.460787) (xy 168.51921 96.46079) (xy 168.698563 96.580629) (xy 168.806326 96.652634) (xy 169.145 96.720001) (xy 169.145005 96.72) (xy 170.414995 96.72) (xy 170.415 96.720001) (xy 170.697484 96.66381) (xy 170.753675 96.652633) (xy 171.04079 96.46079) (xy 171.754527 95.747052) (xy 171.75453 95.74705) (xy 171.946373 95.459935) (xy 171.969128 95.345538) (xy 172.013741 95.12126) (xy 172.01374 95.121255) (xy 172.01374 92.75245) (xy 173.12899 92.75245) (xy 173.364307 92.708172) (xy 173.580431 92.5691) (xy 173.725421 92.3569) (xy 173.77643 92.10501) (xy 173.77643 89.695917) (xy 183.56357 89.68072) (xy 183.56357 92.10501) (xy 183.607848 92.340327) (xy 183.74692 92.556451) (xy 183.95912 92.701441) (xy 184.21101 92.75245) (xy 185.92587 92.75245) (xy 186.01656 92.84314) (xy 184.75457 92.84314) (xy 184.519253 92.887418) (xy 184.303129 93.02649) (xy 184.158139 93.23869) (xy 184.10713 93.49058) (xy 184.10713 96.9907) (xy 184.151408 97.226017) (xy 184.29048 97.442141) (xy 184.50268 97.587131) (xy 184.75457 97.63814) (xy 186.55543 97.63814) (xy 186.790747 97.593862) (xy 187.006871 97.45479) (xy 187.151861 97.24259) (xy 187.20287 96.9907) (xy 187.20287 96.12564) (xy 187.994355 96.12564) (xy 187.99436 96.125641) (xy 188.276844 96.06945) (xy 188.333035 96.058273) (xy 188.62015 95.86643) (xy 188.65914 95.82744) (xy 189.13 95.82744) (xy 189.365317 95.783162) (xy 189.464528 95.719322) (xy 189.54811 95.776431) (xy 189.8 95.82744) (xy 190.4 95.82744) (xy 190.635317 95.783162) (xy 190.69155 95.746977) (xy 190.74421 95.82579) (xy 191.379208 96.460787) (xy 191.37921 96.46079) (xy 191.558563 96.580629) (xy 191.666326 96.652634) (xy 192.005 96.720001) (xy 192.005005 96.72) (xy 193.274995 96.72) (xy 193.275 96.720001) (xy 193.557484 96.66381) (xy 193.613675 96.652633) (xy 193.90079 96.46079) (xy 194.614527 95.747052) (xy 194.61453 95.74705) (xy 194.806373 95.459935) (xy 194.829128 95.345538) (xy 194.873741 95.12126) (xy 194.87374 95.121255) (xy 194.87374 92.75245) (xy 195.98899 92.75245) (xy 196.224307 92.708172) (xy 196.440431 92.5691) (xy 196.585421 92.3569) (xy 196.63643 92.10501) (xy 196.63643 89.66042) (xy 206.42357 89.645223) (xy 206.42357 91.47001) (xy 206.467848 91.705327) (xy 206.60692 91.921451) (xy 206.81912 92.066441) (xy 207.07101 92.11745) (xy 209.42087 92.11745) (xy 209.51156 92.20814) (xy 208.24957 92.20814) (xy 208.014253 92.252418) (xy 207.798129 92.39149) (xy 207.653139 92.60369) (xy 207.60213 92.85558) (xy 207.60213 96.3557) (xy 207.646408 96.591017) (xy 207.78548 96.807141) (xy 207.99768 96.952131) (xy 208.24957 97.00314) (xy 210.05043 97.00314) (xy 210.285747 96.958862) (xy 210.501871 96.81979) (xy 210.646861 96.60759) (xy 210.69787 96.3557) (xy 210.69787 95.49064) (xy 211.489355 95.49064) (xy 211.48936 95.490641) (xy 211.771844 95.43445) (xy 211.828035 95.423273) (xy 212.11515 95.23143) (xy 212.15414 95.19244) (xy 212.625 95.19244) (xy 212.860317 95.148162) (xy 212.959528 95.084322) (xy 213.04311 95.141431) (xy 213.295 95.19244) (xy 213.895 95.19244) (xy 214.130317 95.148162) (xy 214.186549 95.111977) (xy 214.192752 95.12126) (xy 214.23921 95.19079) (xy 214.874208 95.825787) (xy 214.87421 95.82579) (xy 215.062001 95.951267) (xy 215.161326 96.017634) (xy 215.5 96.085001) (xy 215.500005 96.085) (xy 216.769995 96.085) (xy 216.77 96.085001) (xy 217.052484 96.02881) (xy 217.108675 96.017633) (xy 217.39579 95.82579) (xy 218.030787 95.190792) (xy 218.03079 95.19079) (xy 218.19168 94.95) (xy 218.222634 94.903674) (xy 218.290001 94.565) (xy 218.29 94.564995) (xy 218.29 92.11745) (xy 218.84899 92.11745) (xy 219.084307 92.073172) (xy 219.300431 91.9341) (xy 219.445421 91.7219) (xy 219.49643 91.47001) (xy 219.49643 89.624924) (xy 220.985 89.622612) (xy 220.985 91.244984) (xy 220.728295 91.296046) (xy 220.497954 91.449954) (xy 220.344046 91.680295) (xy 220.323514 91.783514) (xy 220.220295 91.804046) (xy 219.989954 91.957954) (xy 219.836046 92.188295) (xy 219.782 92.46) (xy 219.836046 92.731705) (xy 219.989954 92.962046) (xy 220.007131 92.973523) (xy 219.490327 93.490327) (xy 219.027517 94.182971) (xy 218.865 95) (xy 218.865 97.05054) (xy 219.027517 97.867569) (xy 219.490327 98.560213) (xy 222.90274 101.972626) (xy 222.90274 102.50013) (xy 222.947018 102.735447) (xy 223.08609 102.951571) (xy 223.29829 103.096561) (xy 223.55018 103.14757) (xy 224.145847 103.14757) (xy 224.633071 103.473123) (xy 225.4501 103.63564) (xy 226.26713 103.473123) (xy 226.754354 103.14757) (xy 227.338191 103.14757) (xy 225.63333 104.85243) (xy 223.757669 104.85243) (xy 223.13312 104.22788) (xy 222.602688 103.873457) (xy 221.977 103.748999) (xy 221.351312 103.873457) (xy 220.82088 104.22788) (xy 220.675137 104.446) (xy 219.057267 104.446) (xy 218.69667 104.296267) (xy 218.086009 104.295735) (xy 217.521629 104.528932) (xy 217.089449 104.960357) (xy 216.855267 105.52433) (xy 216.854735 106.134991) (xy 217.087932 106.699371) (xy 217.519357 107.131551) (xy 218.08333 107.365733) (xy 218.693991 107.366265) (xy 219.05766 107.216) (xy 221.496761 107.216) (xy 221.529761 107.249) (xy 221.05069 107.249) (xy 220.817301 107.345673) (xy 220.638673 107.524302) (xy 220.542 107.757691) (xy 220.542 108.09825) (xy 220.70075 108.257) (xy 221.85 108.257) (xy 221.85 108.237) (xy 222.104 108.237) (xy 222.104 108.257) (xy 223.25325 108.257) (xy 223.37589 108.13436) (xy 223.491268 108.13436) (xy 223.55018 108.14629) (xy 227.35002 108.14629) (xy 227.585337 108.102012) (xy 227.801461 107.96294) (xy 227.946451 107.75074) (xy 227.99746 107.49885) (xy 227.99746 107.11278) (xy 231.007117 104.103122) (xy 231.00712 104.10312) (xy 231.361543 103.572687) (xy 231.364486 103.55789) (xy 231.41529 103.302485) (xy 231.41529 103.71425) (xy 231.57404 103.873) (xy 236.4229 103.873) (xy 236.4229 103.853) (xy 236.6769 103.853) (xy 236.6769 103.873) (xy 241.52576 103.873) (xy 241.68451 103.71425) (xy 241.68451 98.123131) (xy 241.587837 97.889742) (xy 241.409209 97.711113) (xy 241.17582 97.61444) (xy 237.4958 97.61444) (xy 238.50012 96.61012) (xy 238.854543 96.079688) (xy 238.979001 95.454) (xy 238.979 95.453995) (xy 238.979 95.2) (xy 238.854543 94.574313) (xy 238.50012 94.04388) (xy 238.479 94.029768) (xy 238.479 93.93) (xy 238.392603 93.495654) (xy 238.146566 93.127434) (xy 237.59 92.570868) (xy 237.59 88.984162) (xy 237.595317 88.983162) (xy 237.811441 88.84409) (xy 237.956431 88.63189) (xy 238.00744 88.38) (xy 238.00744 87.86575) (xy 238.725 87.86575) (xy 238.725 88.50631) (xy 238.821673 88.739699) (xy 239.000302 88.918327) (xy 239.233691 89.015) (xy 239.57425 89.015) (xy 239.733 88.85625) (xy 239.733 87.707) (xy 239.987 87.707) (xy 239.987 88.85625) (xy 240.14575 89.015) (xy 240.486309 89.015) (xy 240.719698 88.918327) (xy 240.898327 88.739699) (xy 240.995 88.50631) (xy 240.995 87.86575) (xy 240.83625 87.707) (xy 239.987 87.707) (xy 239.733 87.707) (xy 238.88375 87.707) (xy 238.725 87.86575) (xy 238.00744 87.86575) (xy 238.00744 86.78) (xy 237.983674 86.65369) (xy 238.725 86.65369) (xy 238.725 87.29425) (xy 238.88375 87.453) (xy 239.733 87.453) (xy 239.733 86.30375) (xy 239.987 86.30375) (xy 239.987 87.453) (xy 240.83625 87.453) (xy 240.995 87.29425) (xy 240.995 86.65369) (xy 240.898327 86.420301) (xy 240.719698 86.241673) (xy 240.486309 86.145) (xy 240.14575 86.145) (xy 239.987 86.30375) (xy 239.733 86.30375) (xy 239.57425 86.145) (xy 239.233691 86.145) (xy 239.000302 86.241673) (xy 238.821673 86.420301) (xy 238.725 86.65369) (xy 237.983674 86.65369) (xy 237.963162 86.544683) (xy 237.82409 86.328559) (xy 237.61189 86.183569) (xy 237.36 86.13256) (xy 236.89857 86.13256) (xy 236.889346 86.126397) (xy 236.455 86.04) (xy 236.020654 86.126397) (xy 235.800221 86.273686) (xy 235.800265 86.223009) (xy 235.567068 85.658629) (xy 235.135643 85.226449) (xy 234.57167 84.992267) (xy 233.961009 84.991735) (xy 233.396629 85.224932) (xy 232.964449 85.656357) (xy 232.730267 86.22033) (xy 232.729849 86.70056) (xy 231.456 86.70056) (xy 231.220683 86.744838) (xy 231.004559 86.88391) (xy 230.859569 87.09611) (xy 230.80856 87.348) (xy 230.80856 88.848) (xy 230.852838 89.083317) (xy 230.99191 89.299441) (xy 231.20411 89.444431) (xy 231.217197 89.447081) (xy 231.004559 89.58391) (xy 230.859569 89.79611) (xy 230.80856 90.048) (xy 230.80856 91.548) (xy 230.852838 91.783317) (xy 230.99191 91.999441) (xy 231.20411 92.144431) (xy 231.4505 92.194326) (xy 231.479972 92.238434) (xy 231.48021 92.23879) (xy 231.591094 92.349674) (xy 231.736058 92.700515) (xy 231.954532 92.91937) (xy 231.867 93.13069) (xy 231.867 93.77125) (xy 232.02575 93.93) (xy 232.875 93.93) (xy 232.875 93.91) (xy 233.129 93.91) (xy 233.129 93.93) (xy 233.97825 93.93) (xy 234.137 93.77125) (xy 234.137 93.13069) (xy 234.071451 92.97244) (xy 235.32 92.97244) (xy 235.32 93.041) (xy 235.406397 93.475346) (xy 235.588155 93.747366) (xy 235.652434 93.843566) (xy 236.053645 94.244777) (xy 235.833457 94.574313) (xy 235.814092 94.671668) (xy 235.52376 94.962) (xy 234.137 94.962) (xy 234.137 94.34275) (xy 233.97825 94.184) (xy 233.129 94.184) (xy 233.129 94.204) (xy 232.875 94.204) (xy 232.875 94.184) (xy 232.02575 94.184) (xy 231.867 94.34275) (xy 231.867 94.962) (xy 231.248 94.962) (xy 231.123148 94.986835) (xy 231.14944 94.857) (xy 231.14944 93.257) (xy 231.105162 93.021683) (xy 230.96609 92.805559) (xy 230.75389 92.660569) (xy 230.640012 92.637508) (xy 230.681431 92.57689) (xy 230.73244 92.325) (xy 230.73244 91.725) (xy 230.688162 91.489683) (xy 230.624322 91.390472) (xy 230.681431 91.30689) (xy 230.73244 91.055) (xy 230.73244 90.455) (xy 230.688162 90.219683) (xy 230.629822 90.12902) (xy 230.72 89.91131) (xy 230.72 89.77075) (xy 230.56125 89.612) (xy 229.437 89.612) (xy 229.437 89.632) (xy 229.183 89.632) (xy 229.183 89.612) (xy 229.163 89.612) (xy 229.163 89.358) (xy 229.183 89.358) (xy 229.183 88.342) (xy 229.437 88.342) (xy 229.437 89.358) (xy 230.56125 89.358) (xy 230.72 89.19925) (xy 230.72 89.05869) (xy 230.633558 88.85) (xy 230.72 88.64131) (xy 230.72 88.50075) (xy 230.56125 88.342) (xy 229.437 88.342) (xy 229.183 88.342) (xy 229.163 88.342) (xy 229.163 88.088) (xy 229.183 88.088) (xy 229.183 87.43875) (xy 229.437 87.43875) (xy 229.437 88.088) (xy 230.56125 88.088) (xy 230.72 87.92925) (xy 230.72 87.78869) (xy 230.623327 87.555301) (xy 230.444698 87.376673) (xy 230.211309 87.28) (xy 229.59575 87.28) (xy 229.437 87.43875) (xy 229.183 87.43875) (xy 229.02425 87.28) (xy 228.408691 87.28) (xy 228.175302 87.376673) (xy 227.996673 87.555301) (xy 227.946 87.677636) (xy 227.946 85.199889) (xy 228.089977 85.313258) (xy 228.7024 85.4856) (xy 229.693 85.4856) (xy 229.693 83.987) (xy 229.947 83.987) (xy 229.947 85.4856) (xy 230.9376 85.4856) (xy 231.550023 85.313258) (xy 232.049876 84.91967) (xy 232.36106 84.364757) (xy 232.391411 84.238959) (xy 232.271942 83.987) (xy 229.947 83.987) (xy 229.693 83.987) (xy 229.673 83.987) (xy 229.673 83.733) (xy 229.693 83.733) (xy 229.693 82.2344) (xy 229.947 82.2344) (xy 229.947 83.733) (xy 232.271942 83.733) (xy 232.391411 83.481041) (xy 232.36106 83.355243) (xy 232.049876 82.80033) (xy 231.550023 82.406742) (xy 230.9376 82.2344) (xy 229.947 82.2344) (xy 229.693 82.2344) (xy 228.7024 82.2344) (xy 228.089977 82.406742) (xy 227.946 82.520111) (xy 227.946 80.995) (xy 229.82 80.995) (xy 230.637029 80.832483) (xy 231.280932 80.40224) (xy 231.483944 80.361859) (xy 232.011327 80.009473) (xy 232.363713 79.48209) (xy 232.487454 78.86) (xy 232.363713 78.23791) (xy 232.011327 77.710527) (xy 231.483944 77.358141) (xy 231.280932 77.31776) (xy 230.637029 76.887517) (xy 229.82 76.725) (xy 227.946 76.725) (xy 227.946 75.039889) (xy 228.089977 75.153258) (xy 228.7024 75.3256) (xy 229.693 75.3256) (xy 229.693 73.827) (xy 229.947 73.827) (xy 229.947 75.3256) (xy 230.9376 75.3256) (xy 231.550023 75.153258) (xy 232.049876 74.75967) (xy 232.36106 74.204757) (xy 232.391411 74.078959) (xy 232.271942 73.827) (xy 229.947 73.827) (xy 229.693 73.827) (xy 229.673 73.827) (xy 229.673 73.573) (xy 229.693 73.573) (xy 229.693 73.553) (xy 229.947 73.553) (xy 229.947 73.573) (xy 232.271942 73.573) (xy 232.391411 73.321041) (xy 232.36106 73.195243) (xy 232.049876 72.64033) (xy 231.829749 72.467) (xy 243.059 72.467) ) ) (filled_polygon (pts (xy 227.9 89.612002) (xy 228.058748 89.612002) (xy 227.9 89.77075) (xy 227.9 89.91131) (xy 227.989806 90.128122) (xy 227.938569 90.20311) (xy 227.88756 90.455) (xy 227.88756 91.055) (xy 227.931838 91.290317) (xy 227.995678 91.389528) (xy 227.938569 91.47311) (xy 227.88756 91.725) (xy 227.88756 92.325) (xy 227.931838 92.560317) (xy 228.07091 92.776441) (xy 228.28311 92.921431) (xy 228.425 92.950164) (xy 228.425 93.364995) (xy 228.424999 93.365) (xy 228.469232 93.587367) (xy 228.492367 93.703675) (xy 228.574139 93.826056) (xy 228.68421 93.99079) (xy 228.85456 94.16114) (xy 228.85456 94.857) (xy 228.898838 95.092317) (xy 229.03791 95.308441) (xy 229.25011 95.453431) (xy 229.502 95.50444) (xy 230.028321 95.50444) (xy 228.69488 96.83788) (xy 228.340457 97.368312) (xy 228.215999 97.994) (xy 228.216 97.994005) (xy 228.216 102.269761) (xy 227.99746 102.488301) (xy 227.99746 100.50115) (xy 227.953182 100.265833) (xy 227.81411 100.049709) (xy 227.60191 99.904719) (xy 227.35002 99.85371) (xy 226.822516 99.85371) (xy 223.135 96.166194) (xy 223.135 95.97193) (xy 225.287675 95.97193) (xy 225.355735 96.212931) (xy 225.875034 96.397767) (xy 226.425538 96.369805) (xy 226.804265 96.212931) (xy 226.872325 95.97193) (xy 226.08 95.179605) (xy 225.287675 95.97193) (xy 223.135 95.97193) (xy 223.135 95.884346) (xy 224.224312 94.795034) (xy 224.682233 94.795034) (xy 224.710195 95.345538) (xy 224.867069 95.724265) (xy 225.10807 95.792325) (xy 225.900395 95) (xy 226.259605 95) (xy 227.05193 95.792325) (xy 227.292931 95.724265) (xy 227.477767 95.204966) (xy 227.449805 94.654462) (xy 227.292931 94.275735) (xy 227.05193 94.207675) (xy 226.259605 95) (xy 225.900395 95) (xy 225.10807 94.207675) (xy 224.867069 94.275735) (xy 224.682233 94.795034) (xy 224.224312 94.795034) (xy 224.629673 94.389673) (xy 224.871288 94.02807) (xy 225.287675 94.02807) (xy 226.08 94.820395) (xy 226.872325 94.02807) (xy 226.804265 93.787069) (xy 226.284966 93.602233) (xy 225.734462 93.630195) (xy 225.355735 93.787069) (xy 225.287675 94.02807) (xy 224.871288 94.02807) (xy 225.092483 93.697029) (xy 225.255 92.88) (xy 225.255 89.615982) (xy 227.819197 89.612) (xy 227.868592 89.601917) (xy 227.9 89.580385) ) ) ) (zone (net 1) (net_name GND) (layer B.Cu) (tstamp 56266D8C) (hatch edge 0.508) (connect_pads (clearance 0.508)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 243.186 72.34) (xy 227.819 72.34) (xy 227.819 89.485) (xy 146.031 89.612) (xy 146.031 111.202) (xy 243.186 111.329) ) ) (filled_polygon (pts (xy 243.059 92.392356) (xy 242.81102 91.7922) (xy 242.210959 91.191091) (xy 241.426541 90.865372) (xy 240.577185 90.86463) (xy 239.7922 91.18898) (xy 239.191091 91.789041) (xy 238.865372 92.573459) (xy 238.86463 93.422815) (xy 239.18898 94.2078) (xy 239.789041 94.808909) (xy 240.573459 95.134628) (xy 241.422815 95.13537) (xy 242.2078 94.81102) (xy 242.808909 94.210959) (xy 243.059 93.608673) (xy 243.059 110.29) (xy 205.9186 110.29) (xy 205.9186 109.54575) (xy 205.75985 109.387) (xy 204.547 109.387) (xy 204.547 109.407) (xy 204.293 109.407) (xy 204.293 109.387) (xy 204.273 109.387) (xy 204.273 109.133) (xy 204.293 109.133) (xy 204.293 109.113) (xy 204.547 109.113) (xy 204.547 109.133) (xy 205.75985 109.133) (xy 205.9186 108.97425) (xy 205.9186 108.422815) (xy 211.86463 108.422815) (xy 212.18898 109.2078) (xy 212.789041 109.808909) (xy 213.573459 110.134628) (xy 214.422815 110.13537) (xy 215.2078 109.81102) (xy 215.808909 109.210959) (xy 216.134628 108.426541) (xy 216.13537 107.577185) (xy 215.81102 106.7922) (xy 215.210959 106.191091) (xy 214.426541 105.865372) (xy 213.577185 105.86463) (xy 212.7922 106.18898) (xy 212.191091 106.789041) (xy 211.865372 107.573459) (xy 211.86463 108.422815) (xy 205.9186 108.422815) (xy 205.9186 108.147002) (xy 209.848998 108.147002) (xy 210.139837 108.08915) (xy 210.386399 107.924403) (xy 212.8308 105.480002) (xy 215.302496 105.480002) (xy 216.377755 106.555261) (xy 216.417852 106.756839) (xy 216.582599 107.003401) (xy 217.344599 107.765401) (xy 217.591161 107.930148) (xy 217.882 107.988) (xy 230.709 107.988) (xy 230.999839 107.930148) (xy 231.246401 107.765401) (xy 233.151401 105.860401) (xy 233.316148 105.613839) (xy 233.374 105.323) (xy 233.374 92.818761) (xy 233.490919 92.702046) (xy 233.64882 92.321777) (xy 233.649179 91.910029) (xy 233.491942 91.529485) (xy 233.201046 91.238081) (xy 232.820777 91.08018) (xy 232.409029 91.079821) (xy 232.028485 91.237058) (xy 231.737081 91.527954) (xy 231.57918 91.908223) (xy 231.578821 92.319971) (xy 231.736058 92.700515) (xy 231.854 92.818663) (xy 231.854 105.008198) (xy 230.394198 106.468) (xy 219.787568 106.468) (xy 219.924733 106.13767) (xy 219.925265 105.527009) (xy 219.692068 104.962629) (xy 219.260643 104.530449) (xy 218.897235 104.379549) (xy 217.083343 102.565657) (xy 216.634017 102.265427) (xy 216.104 102.16) (xy 211.913 102.16) (xy 211.382984 102.265426) (xy 210.933657 102.565657) (xy 208.672314 104.827) (xy 202.515 104.827) (xy 201.984983 104.932427) (xy 201.606581 105.185267) (xy 201.535657 105.232657) (xy 201.499484 105.26883) (xy 201.138629 105.417932) (xy 200.706449 105.849357) (xy 200.472267 106.41333) (xy 200.471735 107.023991) (xy 200.704932 107.588371) (xy 201.006933 107.890901) (xy 200.82033 108.015585) (xy 200.61 108.330366) (xy 200.39967 108.015585) (xy 199.913489 107.690729) (xy 199.34 107.576655) (xy 198.766511 107.690729) (xy 198.28033 108.015585) (xy 198.07 108.330366) (xy 197.85967 108.015585) (xy 197.373489 107.690729) (xy 196.8 107.576655) (xy 196.226511 107.690729) (xy 195.74033 108.015585) (xy 195.415474 108.501766) (xy 195.3014 109.075255) (xy 195.3014 109.444745) (xy 195.415474 110.018234) (xy 195.597062 110.29) (xy 192.908598 110.29) (xy 193.011954 110.17432) (xy 193.205184 109.621913) (xy 193.060924 109.387) (xy 191.847 109.387) (xy 191.847 109.407) (xy 191.593 109.407) (xy 191.593 109.387) (xy 191.573 109.387) (xy 191.573 109.133) (xy 191.593 109.133) (xy 191.593 107.773783) (xy 191.847 107.773783) (xy 191.847 109.133) (xy 193.060924 109.133) (xy 193.205184 108.898087) (xy 193.011954 108.34568) (xy 192.622036 107.909268) (xy 192.094791 107.655291) (xy 192.079026 107.652642) (xy 191.847 107.773783) (xy 191.593 107.773783) (xy 191.360974 107.652642) (xy 191.345209 107.655291) (xy 190.817964 107.909268) (xy 190.446461 108.325069) (xy 190.23967 108.015585) (xy 189.753489 107.690729) (xy 189.18 107.576655) (xy 188.606511 107.690729) (xy 188.12033 108.015585) (xy 187.91 108.330366) (xy 187.69967 108.015585) (xy 187.213489 107.690729) (xy 186.64 107.576655) (xy 186.066511 107.690729) (xy 185.58033 108.015585) (xy 185.37 108.330366) (xy 185.15967 108.015585) (xy 184.673489 107.690729) (xy 184.1 107.576655) (xy 183.526511 107.690729) (xy 183.04033 108.015585) (xy 182.83 108.330366) (xy 182.61967 108.015585) (xy 182.133489 107.690729) (xy 181.56 107.576655) (xy 180.986511 107.690729) (xy 180.50033 108.015585) (xy 180.29 108.330366) (xy 180.07967 108.015585) (xy 179.593489 107.690729) (xy 179.02 107.576655) (xy 178.446511 107.690729) (xy 177.96033 108.015585) (xy 177.75 108.330366) (xy 177.53967 108.015585) (xy 177.053489 107.690729) (xy 176.48 107.576655) (xy 175.906511 107.690729) (xy 175.42033 108.015585) (xy 175.410757 108.029913) (xy 175.406762 108.008683) (xy 175.26769 107.792559) (xy 175.05549 107.647569) (xy 174.8036 107.59656) (xy 173.0764 107.59656) (xy 172.841083 107.640838) (xy 172.624959 107.77991) (xy 172.479969 107.99211) (xy 172.42896 108.244) (xy 172.42896 110.276) (xy 172.431594 110.29) (xy 146.71 110.29) (xy 146.71 108.422815) (xy 161.86463 108.422815) (xy 162.18898 109.2078) (xy 162.789041 109.808909) (xy 163.573459 110.134628) (xy 164.422815 110.13537) (xy 165.2078 109.81102) (xy 165.808909 109.210959) (xy 166.134628 108.426541) (xy 166.13537 107.577185) (xy 165.81102 106.7922) (xy 165.210959 106.191091) (xy 164.426541 105.865372) (xy 163.577185 105.86463) (xy 162.7922 106.18898) (xy 162.191091 106.789041) (xy 161.865372 107.573459) (xy 161.86463 108.422815) (xy 146.71 108.422815) (xy 146.71 97.994) (xy 158.001001 97.994) (xy 158.201577 99.002371) (xy 158.772774 99.857226) (xy 159.627629 100.428423) (xy 160.636 100.628999) (xy 161.644371 100.428423) (xy 162.499226 99.857226) (xy 164.736453 97.62) (xy 180.659851 97.62) (xy 180.659735 97.752991) (xy 180.892932 98.317371) (xy 181.324357 98.749551) (xy 181.88833 98.983733) (xy 182.498991 98.984265) (xy 183.063371 98.751068) (xy 183.495551 98.319643) (xy 183.729733 97.75567) (xy 183.729851 97.62) (xy 204.693883 97.62) (xy 204.693735 97.789991) (xy 204.926932 98.354371) (xy 205.358357 98.786551) (xy 205.92233 99.020733) (xy 206.532991 99.021265) (xy 207.097371 98.788068) (xy 207.529551 98.356643) (xy 207.763733 97.79267) (xy 207.763883 97.62) (xy 220.92459 97.62) (xy 221 97.635) (xy 222.008371 97.434423) (xy 222.863226 96.863226) (xy 223.434423 96.008371) (xy 223.441671 95.97193) (xy 225.287675 95.97193) (xy 225.355735 96.212931) (xy 225.875034 96.397767) (xy 226.425538 96.369805) (xy 226.804265 96.212931) (xy 226.872325 95.97193) (xy 226.08 95.179605) (xy 225.287675 95.97193) (xy 223.441671 95.97193) (xy 223.635 95) (xy 223.635 94.985) (xy 223.597214 94.795034) (xy 224.682233 94.795034) (xy 224.710195 95.345538) (xy 224.867069 95.724265) (xy 225.10807 95.792325) (xy 225.900395 95) (xy 226.259605 95) (xy 227.05193 95.792325) (xy 227.292931 95.724265) (xy 227.477767 95.204966) (xy 227.449805 94.654462) (xy 227.292931 94.275735) (xy 227.05193 94.207675) (xy 226.259605 95) (xy 225.900395 95) (xy 225.10807 94.207675) (xy 224.867069 94.275735) (xy 224.682233 94.795034) (xy 223.597214 94.795034) (xy 223.444656 94.02807) (xy 225.287675 94.02807) (xy 226.08 94.820395) (xy 226.872325 94.02807) (xy 226.804265 93.787069) (xy 226.284966 93.602233) (xy 225.734462 93.630195) (xy 225.355735 93.787069) (xy 225.287675 94.02807) (xy 223.444656 94.02807) (xy 223.434423 93.976629) (xy 222.863226 93.121774) (xy 222.008371 92.550577) (xy 221 92.35) (xy 163.645 92.35) (xy 162.636629 92.550577) (xy 161.781774 93.121773) (xy 158.772774 96.130774) (xy 158.201577 96.985629) (xy 158.001001 97.994) (xy 146.71 97.994) (xy 146.71 93.422815) (xy 146.86463 93.422815) (xy 147.18898 94.2078) (xy 147.789041 94.808909) (xy 148.573459 95.134628) (xy 149.422815 95.13537) (xy 150.2078 94.81102) (xy 150.808909 94.210959) (xy 151.134628 93.426541) (xy 151.13537 92.577185) (xy 150.81102 91.7922) (xy 150.210959 91.191091) (xy 149.426541 90.865372) (xy 148.577185 90.86463) (xy 147.7922 91.18898) (xy 147.191091 91.789041) (xy 146.865372 92.573459) (xy 146.86463 93.422815) (xy 146.71 93.422815) (xy 146.71 89.737946) (xy 227.819197 89.612) (xy 227.868592 89.601917) (xy 227.910172 89.573412) (xy 227.937386 89.530975) (xy 227.946 89.485) (xy 227.946 87.412) (xy 232.979532 87.412) (xy 233.394357 87.827551) (xy 233.95833 88.061733) (xy 234.568991 88.062265) (xy 235.133371 87.829068) (xy 235.565551 87.397643) (xy 235.799733 86.83367) (xy 235.800265 86.223009) (xy 235.567068 85.658629) (xy 235.135643 85.226449) (xy 234.57167 84.992267) (xy 233.961009 84.991735) (xy 233.396629 85.224932) (xy 232.978831 85.642) (xy 227.946 85.642) (xy 227.946 85.199889) (xy 228.089977 85.313258) (xy 228.7024 85.4856) (xy 229.693 85.4856) (xy 229.693 83.987) (xy 229.947 83.987) (xy 229.947 85.4856) (xy 230.9376 85.4856) (xy 231.550023 85.313258) (xy 232.049876 84.91967) (xy 232.36106 84.364757) (xy 232.391411 84.238959) (xy 232.271942 83.987) (xy 229.947 83.987) (xy 229.693 83.987) (xy 229.673 83.987) (xy 229.673 83.733) (xy 229.693 83.733) (xy 229.693 82.2344) (xy 229.947 82.2344) (xy 229.947 83.733) (xy 232.271942 83.733) (xy 232.391411 83.481041) (xy 232.36106 83.355243) (xy 232.049876 82.80033) (xy 231.550023 82.406742) (xy 230.9376 82.2344) (xy 229.947 82.2344) (xy 229.693 82.2344) (xy 228.7024 82.2344) (xy 228.089977 82.406742) (xy 227.946 82.520111) (xy 227.946 80.221504) (xy 228.156056 80.361859) (xy 228.778146 80.4856) (xy 230.861854 80.4856) (xy 231.483944 80.361859) (xy 232.011327 80.009473) (xy 232.363713 79.48209) (xy 232.487454 78.86) (xy 232.363713 78.23791) (xy 232.011327 77.710527) (xy 231.483944 77.358141) (xy 230.861854 77.2344) (xy 228.778146 77.2344) (xy 228.156056 77.358141) (xy 227.946 77.498496) (xy 227.946 75.039889) (xy 228.089977 75.153258) (xy 228.7024 75.3256) (xy 229.693 75.3256) (xy 229.693 73.827) (xy 229.947 73.827) (xy 229.947 75.3256) (xy 230.9376 75.3256) (xy 231.550023 75.153258) (xy 232.049876 74.75967) (xy 232.36106 74.204757) (xy 232.391411 74.078959) (xy 232.271942 73.827) (xy 229.947 73.827) (xy 229.693 73.827) (xy 229.673 73.827) (xy 229.673 73.573) (xy 229.693 73.573) (xy 229.693 73.553) (xy 229.947 73.553) (xy 229.947 73.573) (xy 232.271942 73.573) (xy 232.391411 73.321041) (xy 232.36106 73.195243) (xy 232.049876 72.64033) (xy 231.829749 72.467) (xy 243.059 72.467) ) ) ) (zone (net 2) (net_name +48V) (layer F.Cu) (tstamp 57246E22) (hatch edge 0.508) (connect_pads (clearance 1)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 153.239 61.508) (xy 153.239 71.033) (xy 208.865 70.779) (xy 208.865 59.857) (xy 153.239 59.857) ) ) (filled_polygon (pts (xy 179.6964 62.488507) (xy 179.6964 64.591493) (xy 179.857593 65.401863) (xy 180.316631 66.088862) (xy 181.00363 66.5479) (xy 181.814 66.709093) (xy 182.62437 66.5479) (xy 183.311369 66.088862) (xy 183.770407 65.401863) (xy 183.9316 64.591493) (xy 183.9316 62.488507) (xy 183.87461 62.202) (xy 184.75339 62.202) (xy 184.6964 62.488507) (xy 184.6964 64.591493) (xy 184.857593 65.401863) (xy 185.316631 66.088862) (xy 186.00363 66.5479) (xy 186.814 66.709093) (xy 187.62437 66.5479) (xy 188.311369 66.088862) (xy 188.770407 65.401863) (xy 188.9316 64.591493) (xy 188.9316 62.488507) (xy 188.87461 62.202) (xy 189.75339 62.202) (xy 189.6964 62.488507) (xy 189.6964 64.591493) (xy 189.857593 65.401863) (xy 190.316631 66.088862) (xy 191.00363 66.5479) (xy 191.814 66.709093) (xy 192.62437 66.5479) (xy 193.311282 66.08892) (xy 198.400705 66.08892) (xy 198.520753 66.373911) (xy 199.193778 66.629614) (xy 199.913426 66.608298) (xy 200.479287 66.373911) (xy 200.599335 66.08892) (xy 203.399425 66.08892) (xy 203.519473 66.373911) (xy 204.192498 66.629614) (xy 204.912146 66.608298) (xy 205.478007 66.373911) (xy 205.598055 66.08892) (xy 204.49874 64.989605) (xy 203.399425 66.08892) (xy 200.599335 66.08892) (xy 199.50002 64.989605) (xy 198.400705 66.08892) (xy 193.311282 66.08892) (xy 193.311369 66.088862) (xy 193.770407 65.401863) (xy 193.9316 64.591493) (xy 193.9316 64.503758) (xy 197.680406 64.503758) (xy 197.701722 65.223406) (xy 197.936109 65.789267) (xy 198.2211 65.909315) (xy 199.320415 64.81) (xy 199.679625 64.81) (xy 200.77894 65.909315) (xy 201.063931 65.789267) (xy 201.319634 65.116242) (xy 201.301493 64.503758) (xy 202.679126 64.503758) (xy 202.700442 65.223406) (xy 202.934829 65.789267) (xy 203.21982 65.909315) (xy 204.319135 64.81) (xy 204.678345 64.81) (xy 205.77766 65.909315) (xy 206.062651 65.789267) (xy 206.318354 65.116242) (xy 206.297038 64.396594) (xy 206.062651 63.830733) (xy 205.77766 63.710685) (xy 204.678345 64.81) (xy 204.319135 64.81) (xy 203.21982 63.710685) (xy 202.934829 63.830733) (xy 202.679126 64.503758) (xy 201.301493 64.503758) (xy 201.298318 64.396594) (xy 201.063931 63.830733) (xy 200.77894 63.710685) (xy 199.679625 64.81) (xy 199.320415 64.81) (xy 198.2211 63.710685) (xy 197.936109 63.830733) (xy 197.680406 64.503758) (xy 193.9316 64.503758) (xy 193.9316 63.53108) (xy 198.400705 63.53108) (xy 199.50002 64.630395) (xy 200.599335 63.53108) (xy 203.399425 63.53108) (xy 204.49874 64.630395) (xy 205.598055 63.53108) (xy 205.478007 63.246089) (xy 204.804982 62.990386) (xy 204.085334 63.011702) (xy 203.519473 63.246089) (xy 203.399425 63.53108) (xy 200.599335 63.53108) (xy 200.479287 63.246089) (xy 199.806262 62.990386) (xy 199.086614 63.011702) (xy 198.520753 63.246089) (xy 198.400705 63.53108) (xy 193.9316 63.53108) (xy 193.9316 62.488507) (xy 193.87461 62.202) (xy 208.738 62.202) (xy 208.738 69.754991) (xy 208.625301 69.801673) (xy 208.446673 69.980302) (xy 208.35 70.213691) (xy 208.35 70.55425) (xy 208.449645 70.653895) (xy 208.063908 70.655656) (xy 207.937642 70.466686) (xy 207.328515 70.05968) (xy 206.61 69.916758) (xy 205.891485 70.05968) (xy 205.282358 70.466686) (xy 205.147193 70.668974) (xy 202.99936 70.678782) (xy 202.857642 70.466686) (xy 202.248515 70.05968) (xy 201.53 69.916758) (xy 200.811485 70.05968) (xy 200.202358 70.466686) (xy 200.051646 70.692242) (xy 196.668675 70.707689) (xy 196.507642 70.466686) (xy 195.898515 70.05968) (xy 195.18 69.916758) (xy 194.461485 70.05968) (xy 193.91 70.428171) (xy 193.358515 70.05968) (xy 192.64 69.916758) (xy 191.921485 70.05968) (xy 191.37 70.428171) (xy 190.818515 70.05968) (xy 190.1 69.916758) (xy 189.381485 70.05968) (xy 188.772358 70.466686) (xy 188.586666 70.744593) (xy 188.36 70.745628) (xy 188.36 70.712998) (xy 188.201252 70.712998) (xy 188.36 70.55425) (xy 188.36 70.213691) (xy 188.263327 69.980302) (xy 188.084699 69.801673) (xy 187.85131 69.705) (xy 187.21075 69.705) (xy 187.052 69.86375) (xy 187.052 70.713) (xy 187.072 70.713) (xy 187.072 70.751509) (xy 186.778 70.752852) (xy 186.778 70.713) (xy 186.798 70.713) (xy 186.798 69.86375) (xy 186.63925 69.705) (xy 185.99869 69.705) (xy 185.765301 69.801673) (xy 185.586673 69.980302) (xy 185.49 70.213691) (xy 185.49 70.55425) (xy 185.648748 70.712998) (xy 185.49 70.712998) (xy 185.49 70.758733) (xy 185.273443 70.759722) (xy 185.077642 70.466686) (xy 184.468515 70.05968) (xy 183.75 69.916758) (xy 183.031485 70.05968) (xy 182.422358 70.466686) (xy 182.217233 70.773677) (xy 180.208895 70.782848) (xy 179.997642 70.466686) (xy 179.388515 70.05968) (xy 178.67 69.916758) (xy 177.951485 70.05968) (xy 177.342358 70.466686) (xy 177.143657 70.764062) (xy 176.98 70.730921) (xy 175.28 70.730921) (xy 174.874586 70.807205) (xy 173.87821 70.811755) (xy 173.647642 70.466686) (xy 173.038515 70.05968) (xy 172.32 69.916758) (xy 171.601485 70.05968) (xy 171.05 70.428171) (xy 170.498515 70.05968) (xy 169.78 69.916758) (xy 169.061485 70.05968) (xy 168.51 70.428171) (xy 167.958515 70.05968) (xy 167.24 69.916758) (xy 166.521485 70.05968) (xy 165.912358 70.466686) (xy 165.656706 70.849296) (xy 162.482977 70.863788) (xy 162.217642 70.466686) (xy 161.839009 70.213691) (xy 162.63 70.213691) (xy 162.63 70.55425) (xy 162.78875 70.713) (xy 163.938 70.713) (xy 163.938 69.86375) (xy 164.192 69.86375) (xy 164.192 70.713) (xy 165.34125 70.713) (xy 165.5 70.55425) (xy 165.5 70.213691) (xy 165.403327 69.980302) (xy 165.224699 69.801673) (xy 164.99131 69.705) (xy 164.35075 69.705) (xy 164.192 69.86375) (xy 163.938 69.86375) (xy 163.77925 69.705) (xy 163.13869 69.705) (xy 162.905301 69.801673) (xy 162.726673 69.980302) (xy 162.63 70.213691) (xy 161.839009 70.213691) (xy 161.608515 70.05968) (xy 160.89 69.916758) (xy 160.171485 70.05968) (xy 159.562358 70.466686) (xy 159.287272 70.87838) (xy 157.418429 70.886914) (xy 157.137642 70.466686) (xy 156.528515 70.05968) (xy 155.81 69.916758) (xy 155.091485 70.05968) (xy 154.482358 70.466686) (xy 154.283657 70.764062) (xy 154.12 70.730921) (xy 153.366 70.730921) (xy 153.366 62.202) (xy 179.75339 62.202) ) ) ) (zone (net 38) (net_name "Net-(F1-Pad1)") (layer F.Cu) (tstamp 57246E68) (hatch edge 0.508) (connect_pads (clearance 1)) (min_thickness 0.254) (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) (polygon (pts (xy 212.421 59.857) (xy 212.421 71.16) (xy 230.201 71.16) (xy 230.201 59.857) ) ) (filled_polygon (pts (xy 230.074 67.0744) (xy 229.947 67.0744) (xy 229.947 68.573) (xy 229.967 68.573) (xy 229.967 68.827) (xy 229.947 68.827) (xy 229.947 70.3256) (xy 230.074 70.3256) (xy 230.074 71.033) (xy 219.746041 71.033) (xy 219.367642 70.466686) (xy 218.758515 70.05968) (xy 218.04 69.916758) (xy 217.321485 70.05968) (xy 216.77 70.428171) (xy 216.218515 70.05968) (xy 215.5 69.916758) (xy 214.781485 70.05968) (xy 214.23 70.428171) (xy 213.678515 70.05968) (xy 212.96 69.916758) (xy 212.548 69.99871) (xy 212.548 69.078959) (xy 227.248589 69.078959) (xy 227.27894 69.204757) (xy 227.590124 69.75967) (xy 228.089977 70.153258) (xy 228.7024 70.3256) (xy 229.693 70.3256) (xy 229.693 68.827) (xy 227.368058 68.827) (xy 227.248589 69.078959) (xy 212.548 69.078959) (xy 212.548 68.321041) (xy 227.248589 68.321041) (xy 227.368058 68.573) (xy 229.693 68.573) (xy 229.693 67.0744) (xy 228.7024 67.0744) (xy 228.089977 67.246742) (xy 227.590124 67.64033) (xy 227.27894 68.195243) (xy 227.248589 68.321041) (xy 212.548 68.321041) (xy 212.548 66.08892) (xy 213.401945 66.08892) (xy 213.521993 66.373911) (xy 214.195018 66.629614) (xy 214.914666 66.608298) (xy 215.480527 66.373911) (xy 215.600575 66.08892) (xy 218.400665 66.08892) (xy 218.520713 66.373911) (xy 219.193738 66.629614) (xy 219.913386 66.608298) (xy 220.479247 66.373911) (xy 220.599295 66.08892) (xy 219.49998 64.989605) (xy 218.400665 66.08892) (xy 215.600575 66.08892) (xy 214.50126 64.989605) (xy 213.401945 66.08892) (xy 212.548 66.08892) (xy 212.548 64.503758) (xy 212.681646 64.503758) (xy 212.702962 65.223406) (xy 212.937349 65.789267) (xy 213.22234 65.909315) (xy 214.321655 64.81) (xy 214.680865 64.81) (xy 215.78018 65.909315) (xy 216.065171 65.789267) (xy 216.320874 65.116242) (xy 216.302733 64.503758) (xy 217.680366 64.503758) (xy 217.701682 65.223406) (xy 217.936069 65.789267) (xy 218.22106 65.909315) (xy 219.320375 64.81) (xy 219.679585 64.81) (xy 220.7789 65.909315) (xy 221.063891 65.789267) (xy 221.319594 65.116242) (xy 221.298278 64.396594) (xy 221.063891 63.830733) (xy 220.7789 63.710685) (xy 219.679585 64.81) (xy 219.320375 64.81) (xy 218.22106 63.710685) (xy 217.936069 63.830733) (xy 217.680366 64.503758) (xy 216.302733 64.503758) (xy 216.299558 64.396594) (xy 216.065171 63.830733) (xy 215.78018 63.710685) (xy 214.680865 64.81) (xy 214.321655 64.81) (xy 213.22234 63.710685) (xy 212.937349 63.830733) (xy 212.681646 64.503758) (xy 212.548 64.503758) (xy 212.548 63.53108) (xy 213.401945 63.53108) (xy 214.50126 64.630395) (xy 215.600575 63.53108) (xy 218.400665 63.53108) (xy 219.49998 64.630395) (xy 220.599295 63.53108) (xy 220.479247 63.246089) (xy 219.806222 62.990386) (xy 219.086574 63.011702) (xy 218.520713 63.246089) (xy 218.400665 63.53108) (xy 215.600575 63.53108) (xy 215.480527 63.246089) (xy 214.807502 62.990386) (xy 214.087854 63.011702) (xy 213.521993 63.246089) (xy 213.401945 63.53108) (xy 212.548 63.53108) (xy 212.548 62.202) (xy 230.074 62.202) ) ) ) ) ================================================ FILE: hardware/bldc_drive_v2/bldc_drive.net ================================================ (export (version D) (design (source /home/pekka/git/bldc-drive/hardware/bldc_drive_v2/bldc_drive.sch) (date "Sat 30 Apr 2016 11:40:49 AM EEST") (tool "Eeschema (2015-08-01 BZR 6032)-product") (sheet (number 1) (name /) (tstamps /) (title_block (title) (company) (rev) (date) (source bldc_drive.sch) (comment (number 1) (value "")) (comment (number 2) (value "")) (comment (number 3) (value "")) (comment (number 4) (value ""))))) (components (comp (ref R3) (value 10) (footprint Resistors_SMD:R_1206_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55BD64CB)) (comp (ref R2) (value 10) (footprint Resistors_SMD:R_1206_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55BD6591)) (comp (ref D2) (value UF4007) (footprint Diodes_SMD:SMA_Handsoldering) (libsource (lib device) (part D_Small)) (sheetpath (names /) (tstamps /)) (tstamp 55BD6C0C)) (comp (ref C15) (value 22u) (footprint Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 55BD6D33)) (comp (ref R5) (value 10) (footprint Resistors_SMD:R_1206_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55BD7C2B)) (comp (ref R4) (value 10) (footprint Resistors_SMD:R_1206_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55BD7C3D)) (comp (ref R7) (value 10) (footprint Resistors_SMD:R_1206_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55BD8244)) (comp (ref R6) (value 10) (footprint Resistors_SMD:R_1206_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55BD8256)) (comp (ref P2) (value CONN_01X08) (footprint Pin_Headers:Pin_Header_Angled_1x08) (libsource (lib conn) (part CONN_01X08)) (sheetpath (names /) (tstamps /)) (tstamp 55BD9ADF)) (comp (ref C3) (value CP) (footprint Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5) (libsource (lib device) (part CP)) (sheetpath (names /) (tstamps /)) (tstamp 55BDB5D6)) (comp (ref C2) (value CP) (footprint Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5) (libsource (lib device) (part CP)) (sheetpath (names /) (tstamps /)) (tstamp 55BDB66D)) (comp (ref C5) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 55BDB710)) (comp (ref C6) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 55BDB89E)) (comp (ref C7) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 55BDB957)) (comp (ref C1) (value CP) (footprint Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5) (libsource (lib device) (part CP)) (sheetpath (names /) (tstamps /)) (tstamp 55BDC1FD)) (comp (ref P3) (value CONN_01X02) (footprint Connect:AK300-2) (libsource (lib conn) (part CONN_01X02)) (sheetpath (names /) (tstamps /)) (tstamp 55BDD315)) (comp (ref P5) (value CONN_01X03) (footprint Connect:AK300-3) (libsource (lib conn) (part CONN_01X03)) (sheetpath (names /) (tstamps /)) (tstamp 55BDD7DD)) (comp (ref U6) (value IR2101) (footprint Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm) (libsource (lib INA270) (part IR2101)) (sheetpath (names /) (tstamps /)) (tstamp 55F052F6)) (comp (ref D3) (value UF4007) (footprint Diodes_SMD:SMA_Handsoldering) (libsource (lib device) (part D_Small)) (sheetpath (names /) (tstamps /)) (tstamp 55F08861)) (comp (ref C16) (value 22u) (footprint Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 55F08867)) (comp (ref U7) (value IR2101) (footprint Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm) (libsource (lib INA270) (part IR2101)) (sheetpath (names /) (tstamps /)) (tstamp 55F08873)) (comp (ref D1) (value UF4007) (footprint Diodes_SMD:SMA_Handsoldering) (libsource (lib device) (part D_Small)) (sheetpath (names /) (tstamps /)) (tstamp 55F0A5F0)) (comp (ref C14) (value 22u) (footprint Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 55F0A5F6)) (comp (ref U5) (value IR2101) (footprint Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm) (libsource (lib INA270) (part IR2101)) (sheetpath (names /) (tstamps /)) (tstamp 55F0A602)) (comp (ref R1) (value 10m) (footprint Resistors_SMD:R_2512_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 55F5A7DA)) (comp (ref U2) (value INA27x) (footprint Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm) (libsource (lib INA270) (part INA27x)) (sheetpath (names /) (tstamps /)) (tstamp 5614796B)) (comp (ref C9) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 5614798C)) (comp (ref C13) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 561486DC)) (comp (ref U1) (value 7805_NUMB) (footprint Transistors_SMD:sot404) (libsource (lib bldc_drive-cache) (part 7805_NUMB)) (sheetpath (names /) (tstamps /)) (tstamp 5614A734)) (comp (ref P1) (value CONN_01X04) (footprint Pin_Headers:Pin_Header_Angled_1x04) (libsource (lib conn) (part CONN_01X04)) (sheetpath (names /) (tstamps /)) (tstamp 5614B1B5)) (comp (ref P4) (value CONN_01X02) (footprint Connect:AK300-2) (libsource (lib conn) (part CONN_01X02)) (sheetpath (names /) (tstamps /)) (tstamp 5614D2EA)) (comp (ref C4) (value CP) (footprint Capacitors_Elko_ThroughHole:Elko_vert_20x10mm_RM5) (libsource (lib device) (part CP)) (sheetpath (names /) (tstamps /)) (tstamp 5614D429)) (comp (ref Q1) (value Q_NMOS_GDS) (footprint Transistors_TO-220:TO-220_Neutral123_Horizontal) (libsource (lib device) (part Q_NMOS_GDS)) (sheetpath (names /) (tstamps /)) (tstamp 56158562)) (comp (ref Q2) (value Q_NMOS_GDS) (footprint Transistors_TO-220:TO-220_Neutral123_Horizontal) (libsource (lib device) (part Q_NMOS_GDS)) (sheetpath (names /) (tstamps /)) (tstamp 56158BA3)) (comp (ref Q3) (value Q_NMOS_GDS) (footprint Transistors_TO-220:TO-220_Neutral123_Horizontal) (libsource (lib device) (part Q_NMOS_GDS)) (sheetpath (names /) (tstamps /)) (tstamp 56158C45)) (comp (ref Q4) (value Q_NMOS_GDS) (footprint Transistors_TO-220:TO-220_Neutral123_Horizontal) (libsource (lib device) (part Q_NMOS_GDS)) (sheetpath (names /) (tstamps /)) (tstamp 56158E2C)) (comp (ref Q5) (value Q_NMOS_GDS) (footprint Transistors_TO-220:TO-220_Neutral123_Horizontal) (libsource (lib device) (part Q_NMOS_GDS)) (sheetpath (names /) (tstamps /)) (tstamp 56158F60)) (comp (ref Q6) (value Q_NMOS_GDS) (footprint Transistors_TO-220:TO-220_Neutral123_Horizontal) (libsource (lib device) (part Q_NMOS_GDS)) (sheetpath (names /) (tstamps /)) (tstamp 5615902B)) (comp (ref C17) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 5626705B)) (comp (ref C18) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 562671BE)) (comp (ref C19) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 56267264)) (comp (ref C20) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 56268E94)) (comp (ref C21) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 56268FD4)) (comp (ref C22) (value C) (footprint Capacitors_SMD:C_1206) (libsource (lib device) (part C)) (sheetpath (names /) (tstamps /)) (tstamp 5626907F)) (comp (ref R10) (value 150) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 5628B4D2)) (comp (ref R11) (value 150) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 5628BD9C)) (comp (ref R12) (value 150) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 5628BE84)) (comp (ref R13) (value 150) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 5628BF70)) (comp (ref R14) (value 150) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 5628C060)) (comp (ref R15) (value 150) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 5628C154)) (comp (ref R16) (value NM) (footprint Resistors_SMD:R_0805_HandSoldering) (libsource (lib device) (part R)) (sheetpath (names /) (tstamps /)) (tstamp 562A861D)) (comp (ref F1) (value 10A?) (footprint Fuse_Holders_and_Fuses:Fuseholder5x20_horiz_open_inline_Type-I) (libsource (lib device) (part F_Small)) (sheetpath (names /) (tstamps /)) (tstamp 5724AD32))) (libparts (libpart (lib bldc_drive-cache) (part 7805_NUMB) (fields (field (name Reference) U) (field (name Value) 7805_NUMB)) (pins (pin (num 1) (name VI) (type input)) (pin (num 2) (name GND) (type input)) (pin (num 3) (name VO) (type power_out)))) (libpart (lib device) (part Q_NMOS_GDS) (description "Transistor N-MOSFET (general)") (fields (field (name Reference) Q) (field (name Value) Q_NMOS_GDS)) (pins (pin (num 1) (name G) (type input)) (pin (num 2) (name D) (type passive)) (pin (num 3) (name S) (type passive)))) (libpart (lib device) (part CP) (description "Polarised capacitor") (footprints (fp CP*) (fp Elko*) (fp TantalC*) (fp C*elec) (fp c_elec*) (fp SMD*_Pol)) (fields (field (name Reference) C) (field (name Value) CP)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib conn) (part CONN_01X08) (footprints (fp Pin_Header_Straight_1X08) (fp Pin_Header_Angled_1X08) (fp Socket_Strip_Straight_1X08) (fp Socket_Strip_Angled_1X08)) (fields (field (name Reference) P) (field (name Value) CONN_01X08)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)) (pin (num 5) (name P5) (type passive)) (pin (num 6) (name P6) (type passive)) (pin (num 7) (name P7) (type passive)) (pin (num 8) (name P8) (type passive)))) (libpart (lib device) (part D_Small) (description Diode) (footprints (fp Diode_*) (fp D-Pak_TO252AA) (fp *SingleDiode) (fp *SingleDiode*) (fp *_Diode_*)) (fields (field (name Reference) D) (field (name Value) D_Small)) (pins (pin (num 1) (name K) (type passive)) (pin (num 2) (name A) (type passive)))) (libpart (lib device) (part F_Small) (description Fuse) (footprints (fp CP*) (fp SM*)) (fields (field (name Reference) F) (field (name Value) F_Small)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib conn) (part CONN_01X02) (footprints (fp Pin_Header_Straight_1X02) (fp Pin_Header_Angled_1X02) (fp Socket_Strip_Straight_1X02) (fp Socket_Strip_Angled_1X02)) (fields (field (name Reference) P) (field (name Value) CONN_01X02)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)))) (libpart (lib conn) (part CONN_01X03) (footprints (fp Pin_Header_Straight_1X03) (fp Pin_Header_Angled_1X03) (fp Socket_Strip_Straight_1X03) (fp Socket_Strip_Angled_1X03)) (fields (field (name Reference) P) (field (name Value) CONN_01X03)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)))) (libpart (lib conn) (part CONN_01X04) (footprints (fp Pin_Header_Straight_1X04) (fp Pin_Header_Angled_1X04) (fp Socket_Strip_Straight_1X04) (fp Socket_Strip_Angled_1X04)) (fields (field (name Reference) P) (field (name Value) CONN_01X04)) (pins (pin (num 1) (name P1) (type passive)) (pin (num 2) (name P2) (type passive)) (pin (num 3) (name P3) (type passive)) (pin (num 4) (name P4) (type passive)))) (libpart (lib device) (part C) (description "Unpolarized capacitor") (footprints (fp C?) (fp C_????_*) (fp C_????) (fp SMD*_c) (fp Capacitor*)) (fields (field (name Reference) C) (field (name Value) C)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive)))) (libpart (lib INA270) (part INA27x) (fields (field (name Reference) U) (field (name Value) INA27x)) (pins (pin (num 1) (name IN-) (type input)) (pin (num 2) (name GND) (type input)) (pin (num 3) (name PRE_OUT) (type input)) (pin (num 4) (name BUF_IN) (type input)) (pin (num 5) (name OUT) (type input)) (pin (num 6) (name V+) (type input)) (pin (num 8) (name IN+) (type input)))) (libpart (lib INA270) (part IR2101) (fields (field (name Reference) U) (field (name Value) IR2101) (field (name Footprint) irf-2-DIL08)) (pins (pin (num 1) (name VCC) (type power_out)) (pin (num 2) (name HIN) (type input)) (pin (num 3) (name LIN) (type input)) (pin (num 4) (name COM) (type power_out)) (pin (num 5) (name LO) (type output)) (pin (num 6) (name VS) (type output)) (pin (num 7) (name HO) (type output)) (pin (num 8) (name VB) (type power_out)))) (libpart (lib device) (part R) (description Resistor) (footprints (fp R_*) (fp Resistor_*)) (fields (field (name Reference) R) (field (name Value) R)) (pins (pin (num 1) (name ~) (type passive)) (pin (num 2) (name ~) (type passive))))) (libraries (library (logical conn) (uri /usr/local/share/kicad/library/conn.lib)) (library (logical device) (uri /usr/local/share/kicad/library/device.lib)) (library (logical INA270) (uri /home/pekka/git/bldc-drive/hardware/bldc_drive_v2/../libraries/INA270.lib)) (library (logical bldc_drive-cache) (uri /home/pekka/git/bldc-drive/hardware/bldc_drive_v2/bldc_drive-cache.lib))) (nets (net (code 1) (name /MEAS_BUS) (node (ref R16) (pin 1)) (node (ref P1) (pin 2)) (node (ref U2) (pin 5))) (net (code 2) (name GND) (node (ref C20) (pin 2)) (node (ref C21) (pin 2)) (node (ref C22) (pin 2)) (node (ref U7) (pin 4)) (node (ref R1) (pin 2)) (node (ref P4) (pin 1)) (node (ref U6) (pin 4)) (node (ref P2) (pin 8)) (node (ref P3) (pin 1)) (node (ref C4) (pin 2)) (node (ref U5) (pin 4)) (node (ref C7) (pin 2)) (node (ref C6) (pin 2)) (node (ref C5) (pin 2)) (node (ref U2) (pin 2)) (node (ref C13) (pin 2)) (node (ref U2) (pin 1)) (node (ref U1) (pin 2)) (node (ref P1) (pin 1)) (node (ref C9) (pin 2))) (net (code 3) (name "Net-(C9-Pad1)") (node (ref C9) (pin 1)) (node (ref U2) (pin 4)) (node (ref U2) (pin 3))) (net (code 4) (name GNDPWR) (node (ref Q2) (pin 3)) (node (ref Q4) (pin 3)) (node (ref C19) (pin 2)) (node (ref C3) (pin 2)) (node (ref C18) (pin 2)) (node (ref C17) (pin 2)) (node (ref C1) (pin 2)) (node (ref U2) (pin 8)) (node (ref C2) (pin 2)) (node (ref R16) (pin 2)) (node (ref Q6) (pin 3)) (node (ref R1) (pin 1))) (net (code 5) (name "Net-(P1-Pad4)") (node (ref P1) (pin 4))) (net (code 6) (name "Net-(P1-Pad3)") (node (ref P1) (pin 3))) (net (code 7) (name +5V) (node (ref C7) (pin 1)) (node (ref C13) (pin 1)) (node (ref U2) (pin 6)) (node (ref P2) (pin 7)) (node (ref U1) (pin 3)) (node (ref C6) (pin 1))) (net (code 8) (name /L_C) (node (ref R10) (pin 1)) (node (ref U5) (pin 3))) (net (code 9) (name /H_C) (node (ref U5) (pin 2)) (node (ref R11) (pin 1))) (net (code 10) (name "Net-(C14-Pad1)") (node (ref D1) (pin 1)) (node (ref U5) (pin 8)) (node (ref C14) (pin 1))) (net (code 11) (name "Net-(R5-Pad2)") (node (ref U7) (pin 5)) (node (ref R5) (pin 2))) (net (code 12) (name "Net-(R3-Pad2)") (node (ref R3) (pin 2)) (node (ref U6) (pin 5))) (net (code 13) (name "Net-(R7-Pad2)") (node (ref R7) (pin 2)) (node (ref U5) (pin 5))) (net (code 14) (name "Net-(P2-Pad6)") (node (ref R10) (pin 2)) (node (ref P2) (pin 6))) (net (code 15) (name +12V) (node (ref U1) (pin 1)) (node (ref D3) (pin 2)) (node (ref C5) (pin 1)) (node (ref C20) (pin 1)) (node (ref C21) (pin 1)) (node (ref C22) (pin 1)) (node (ref U7) (pin 1)) (node (ref D2) (pin 2)) (node (ref D1) (pin 2)) (node (ref U6) (pin 1)) (node (ref P4) (pin 2)) (node (ref C4) (pin 1)) (node (ref U5) (pin 1))) (net (code 16) (name "Net-(F1-Pad1)") (node (ref F1) (pin 1)) (node (ref P3) (pin 2))) (net (code 17) (name "Net-(P2-Pad1)") (node (ref R15) (pin 2)) (node (ref P2) (pin 1))) (net (code 18) (name "Net-(P2-Pad2)") (node (ref R14) (pin 2)) (node (ref P2) (pin 2))) (net (code 19) (name "Net-(P2-Pad3)") (node (ref R13) (pin 2)) (node (ref P2) (pin 3))) (net (code 20) (name "Net-(P2-Pad4)") (node (ref P2) (pin 4)) (node (ref R12) (pin 2))) (net (code 21) (name "Net-(P2-Pad5)") (node (ref P2) (pin 5)) (node (ref R11) (pin 2))) (net (code 22) (name "Net-(Q1-Pad1)") (node (ref R2) (pin 2)) (node (ref Q1) (pin 1))) (net (code 23) (name "Net-(Q4-Pad1)") (node (ref R5) (pin 1)) (node (ref Q4) (pin 1))) (net (code 24) (name "Net-(Q3-Pad1)") (node (ref Q3) (pin 1)) (node (ref R4) (pin 2))) (net (code 25) (name "Net-(Q2-Pad1)") (node (ref Q2) (pin 1)) (node (ref R3) (pin 1))) (net (code 26) (name "Net-(Q5-Pad1)") (node (ref Q5) (pin 1)) (node (ref R6) (pin 2))) (net (code 27) (name "Net-(Q6-Pad1)") (node (ref Q6) (pin 1)) (node (ref R7) (pin 1))) (net (code 28) (name /L_A) (node (ref U6) (pin 3)) (node (ref R14) (pin 1))) (net (code 29) (name /H_A) (node (ref R15) (pin 1)) (node (ref U6) (pin 2))) (net (code 30) (name /L_B) (node (ref R12) (pin 1)) (node (ref U7) (pin 3))) (net (code 31) (name "Net-(R6-Pad1)") (node (ref U5) (pin 7)) (node (ref R6) (pin 1))) (net (code 32) (name +48V) (node (ref C1) (pin 1)) (node (ref C2) (pin 1)) (node (ref C3) (pin 1)) (node (ref Q5) (pin 2)) (node (ref C17) (pin 1)) (node (ref C18) (pin 1)) (node (ref C19) (pin 1)) (node (ref Q1) (pin 2)) (node (ref Q3) (pin 2)) (node (ref F1) (pin 2))) (net (code 33) (name "Net-(R2-Pad1)") (node (ref R2) (pin 1)) (node (ref U6) (pin 7))) (net (code 34) (name /MOTOR_C) (node (ref Q6) (pin 2)) (node (ref P5) (pin 3)) (node (ref Q5) (pin 3)) (node (ref C14) (pin 2)) (node (ref U5) (pin 6))) (net (code 35) (name "Net-(R4-Pad1)") (node (ref R4) (pin 1)) (node (ref U7) (pin 7))) (net (code 36) (name /MOTOR_B) (node (ref Q3) (pin 3)) (node (ref Q4) (pin 2)) (node (ref P5) (pin 2)) (node (ref C16) (pin 2)) (node (ref U7) (pin 6))) (net (code 37) (name "Net-(C16-Pad1)") (node (ref C16) (pin 1)) (node (ref D3) (pin 1)) (node (ref U7) (pin 8))) (net (code 38) (name /H_B) (node (ref U7) (pin 2)) (node (ref R13) (pin 1))) (net (code 39) (name "Net-(C15-Pad1)") (node (ref D2) (pin 1)) (node (ref C15) (pin 1)) (node (ref U6) (pin 8))) (net (code 40) (name /MOTOR_A) (node (ref P5) (pin 1)) (node (ref U6) (pin 6)) (node (ref C15) (pin 2)) (node (ref Q1) (pin 3)) (node (ref Q2) (pin 2))))) ================================================ FILE: hardware/bldc_drive_v2/bldc_drive.pro ================================================ update=Tue 06 Oct 2015 08:16:18 PM EEST version=1 last_client=kicad [pcbnew] version=1 LastNetListRead= UseCmpFile=1 PadDrill=0.600000000000 PadDrillOvalY=0.600000000000 PadSizeH=1.500000000000 PadSizeV=1.500000000000 PcbTextSizeV=1.500000000000 PcbTextSizeH=1.500000000000 PcbTextThickness=0.300000000000 ModuleTextSizeV=1.000000000000 ModuleTextSizeH=1.000000000000 ModuleTextSizeThickness=0.150000000000 SolderMaskClearance=0.000000000000 SolderMaskMinWidth=0.000000000000 DrawSegmentWidth=0.200000000000 BoardOutlineThickness=0.100000000000 ModuleOutlineThickness=0.150000000000 [cvpcb] version=1 NetIExt=net [general] version=1 [eeschema] version=1 LibDir= [eeschema/libraries] LibName1=power LibName2=device LibName3=transistors LibName4=conn LibName5=linear LibName6=74xx LibName7=cmos4000 LibName8=adc-dac LibName9=memory LibName10=xilinx LibName11=microcontrollers LibName12=dsp LibName13=microchip LibName14=analog_switches LibName15=motorola LibName16=texas LibName17=intel LibName18=audio LibName19=interface LibName20=digital-audio LibName21=philips LibName22=display LibName23=cypress LibName24=siliconi LibName25=opto LibName26=atmel LibName27=contrib LibName28=valves LibName29=../libraries/INA270 LibName30=../libraries/custom_7805 ================================================ FILE: hardware/bldc_drive_v2/bldc_drive.sch ================================================ EESchema Schematic File Version 2 LIBS:power LIBS:device LIBS:transistors LIBS:conn LIBS:linear LIBS:74xx LIBS:cmos4000 LIBS:adc-dac LIBS:memory LIBS:xilinx LIBS:microcontrollers LIBS:dsp LIBS:microchip LIBS:analog_switches LIBS:motorola LIBS:texas LIBS:intel LIBS:audio LIBS:interface LIBS:digital-audio LIBS:philips LIBS:display LIBS:cypress LIBS:siliconi LIBS:opto LIBS:atmel LIBS:contrib LIBS:valves LIBS:INA270 LIBS:custom_7805 LIBS:bldc_drive-cache EELAYER 25 0 EELAYER END $Descr A4 11693 8268 encoding utf-8 Sheet 1 1 Title "" Date "" Rev "" Comp "" Comment1 "" Comment2 "" Comment3 "" Comment4 "" $EndDescr $Comp L +48V #PWR01 U 1 1 55BD6391 P 9700 950 F 0 "#PWR01" H 9700 800 50 0001 C CNN F 1 "+48V" H 9700 1090 50 0000 C CNN F 2 "" H 9700 950 60 0000 C CNN F 3 "" H 9700 950 60 0000 C CNN 1 9700 950 1 0 0 -1 $EndComp Wire Wire Line 9700 950 9700 1350 Wire Wire Line 7750 1750 10250 1750 Connection ~ 9700 1750 Text Label 9850 1750 0 60 ~ 0 MOTOR_A $Comp L R R3 U 1 1 55BD64CB P 9050 2050 F 0 "R3" V 9130 2050 50 0000 C CNN F 1 "10" V 9050 2050 50 0000 C CNN F 2 "Resistors_SMD:R_1206_HandSoldering" V 8980 2050 30 0001 C CNN F 3 "" H 9050 2050 30 0000 C CNN 1 9050 2050 0 1 1 0 $EndComp $Comp L R R2 U 1 1 55BD6591 P 9050 1550 F 0 "R2" V 9130 1550 50 0000 C CNN F 1 "10" V 9050 1550 50 0000 C CNN F 2 "Resistors_SMD:R_1206_HandSoldering" V 8980 1550 30 0001 C CNN F 3 "" H 9050 1550 30 0000 C CNN 1 9050 1550 0 -1 -1 0 $EndComp Wire Wire Line 9200 1550 9400 1550 Wire Wire Line 9200 2050 9400 2050 Wire Wire Line 8900 2050 8800 2050 Wire Wire Line 8800 2050 8800 1950 $Comp L +12V #PWR02 U 1 1 55BD6BAB P 6750 900 F 0 "#PWR02" H 6750 750 50 0001 C CNN F 1 "+12V" H 6750 1040 50 0000 C CNN F 2 "" H 6750 900 60 0000 C CNN F 3 "" H 6750 900 60 0000 C CNN 1 6750 900 1 0 0 -1 $EndComp $Comp L D_Small D2 U 1 1 55BD6C0C P 7250 950 F 0 "D2" H 7200 1030 50 0000 L CNN F 1 "UF4007" H 7100 870 50 0000 L CNN F 2 "Diodes_SMD:SMA_Handsoldering" V 7250 950 60 0001 C CNN F 3 "" V 7250 950 60 0000 C CNN 1 7250 950 -1 0 0 1 $EndComp $Comp L C C15 U 1 1 55BD6D33 P 8000 1550 F 0 "C15" H 8025 1650 50 0000 L CNN F 1 "22u" H 8025 1450 50 0000 L CNN F 2 "Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering" H 8038 1400 30 0001 C CNN F 3 "" H 8000 1550 60 0000 C CNN 1 8000 1550 1 0 0 -1 $EndComp $Comp L +48V #PWR03 U 1 1 55BD7C0B P 9700 3000 F 0 "#PWR03" H 9700 2850 50 0001 C CNN F 1 "+48V" H 9700 3140 50 0000 C CNN F 2 "" H 9700 3000 60 0000 C CNN F 3 "" H 9700 3000 60 0000 C CNN 1 9700 3000 1 0 0 -1 $EndComp Wire Wire Line 9700 3000 9700 3150 Wire Wire Line 7750 3550 10250 3550 Connection ~ 9700 3550 Text Label 9850 3550 0 60 ~ 0 MOTOR_B $Comp L GND #PWR04 U 1 1 55BD7C1D P 6650 2250 F 0 "#PWR04" H 6650 2000 50 0001 C CNN F 1 "GND" H 6650 2100 50 0000 C CNN F 2 "" H 6650 2250 60 0000 C CNN F 3 "" H 6650 2250 60 0000 C CNN 1 6650 2250 1 0 0 -1 $EndComp $Comp L R R5 U 1 1 55BD7C2B P 9050 3850 F 0 "R5" V 9130 3850 50 0000 C CNN F 1 "10" V 9050 3850 50 0000 C CNN F 2 "Resistors_SMD:R_1206_HandSoldering" V 8980 3850 30 0001 C CNN F 3 "" H 9050 3850 30 0000 C CNN 1 9050 3850 0 1 1 0 $EndComp $Comp L R R4 U 1 1 55BD7C3D P 9050 3350 F 0 "R4" V 9130 3350 50 0000 C CNN F 1 "10" V 9050 3350 50 0000 C CNN F 2 "Resistors_SMD:R_1206_HandSoldering" V 8980 3350 30 0001 C CNN F 3 "" H 9050 3350 30 0000 C CNN 1 9050 3350 0 -1 -1 0 $EndComp Wire Wire Line 9200 3350 9400 3350 Wire Wire Line 9200 3850 9400 3850 Wire Wire Line 8900 3850 8800 3850 Wire Wire Line 7750 3350 8900 3350 $Comp L +48V #PWR05 U 1 1 55BD8224 P 9700 5050 F 0 "#PWR05" H 9700 4900 50 0001 C CNN F 1 "+48V" H 9700 5190 50 0000 C CNN F 2 "" H 9700 5050 60 0000 C CNN F 3 "" H 9700 5050 60 0000 C CNN 1 9700 5050 1 0 0 -1 $EndComp Wire Wire Line 9700 5050 9700 5350 Wire Wire Line 7650 5750 10250 5750 Text Label 9850 5750 0 60 ~ 0 MOTOR_C $Comp L R R7 U 1 1 55BD8244 P 9050 6050 F 0 "R7" V 9130 6050 50 0000 C CNN F 1 "10" V 9050 6050 50 0000 C CNN F 2 "Resistors_SMD:R_1206_HandSoldering" V 8980 6050 30 0001 C CNN F 3 "" H 9050 6050 30 0000 C CNN 1 9050 6050 0 1 1 0 $EndComp $Comp L R R6 U 1 1 55BD8256 P 9050 5550 F 0 "R6" V 9130 5550 50 0000 C CNN F 1 "10" V 9050 5550 50 0000 C CNN F 2 "Resistors_SMD:R_1206_HandSoldering" V 8980 5550 30 0001 C CNN F 3 "" H 9050 5550 30 0000 C CNN 1 9050 5550 0 -1 -1 0 $EndComp Wire Wire Line 9200 5550 9400 5550 Wire Wire Line 9200 6050 9400 6050 Wire Wire Line 8900 6050 8800 6050 Wire Wire Line 7650 5550 8900 5550 $Comp L CONN_01X08 P2 U 1 1 55BD9ADF P 850 2600 F 0 "P2" H 850 3050 50 0000 C CNN F 1 "CONN_01X08" V 950 2600 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Angled_1x08" H 850 2600 60 0001 C CNN F 3 "" H 850 2600 60 0000 C CNN 1 850 2600 -1 0 0 1 $EndComp Wire Wire Line 1700 2750 1350 2750 Wire Wire Line 1700 2650 1350 2650 Wire Wire Line 1700 2950 1350 2950 Wire Wire Line 1700 2850 1350 2850 Wire Wire Line 1700 2450 1350 2450 Wire Wire Line 1700 2550 1350 2550 $Comp L GND #PWR06 U 1 1 55BDA24A P 1300 2250 F 0 "#PWR06" H 1300 2000 50 0001 C CNN F 1 "GND" H 1300 2100 50 0000 C CNN F 2 "" H 1300 2250 60 0000 C CNN F 3 "" H 1300 2250 60 0000 C CNN 1 1300 2250 0 -1 -1 0 $EndComp Wire Wire Line 1050 2350 1650 2350 Wire Wire Line 1050 2250 1300 2250 Text Label 1650 2950 2 60 ~ 0 H_A Text Label 1650 2850 2 60 ~ 0 L_A Text Label 1650 2650 2 60 ~ 0 L_B Text Label 1650 2550 2 60 ~ 0 H_C Text Label 1650 2450 2 60 ~ 0 L_C $Comp L +48V #PWR07 U 1 1 55BDA97D P 2150 700 F 0 "#PWR07" H 2150 550 50 0001 C CNN F 1 "+48V" H 2150 840 50 0000 C CNN F 2 "" H 2150 700 60 0000 C CNN F 3 "" H 2150 700 60 0000 C CNN 1 2150 700 1 0 0 -1 $EndComp Wire Wire Line 2150 900 2150 700 Wire Wire Line 4950 950 6050 950 Wire Wire Line 4000 950 4000 750 $Comp L +12V #PWR08 U 1 1 55BDB333 P 4000 750 F 0 "#PWR08" H 4000 600 50 0001 C CNN F 1 "+12V" H 4000 890 50 0000 C CNN F 2 "" H 4000 750 60 0000 C CNN F 3 "" H 4000 750 60 0000 C CNN 1 4000 750 1 0 0 -1 $EndComp $Comp L CP C3 U 1 1 55BDB5D6 P 2150 1050 F 0 "C3" H 2175 1150 50 0000 L CNN F 1 "470u" H 2175 950 50 0000 L CNN F 2 "Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5" H 2188 900 30 0001 C CNN F 3 "" H 2150 1050 60 0000 C CNN 1 2150 1050 1 0 0 -1 $EndComp $Comp L CP C2 U 1 1 55BDB66D P 1900 1050 F 0 "C2" H 1925 1150 50 0000 L CNN F 1 "470u" H 1925 950 50 0000 L CNN F 2 "Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5" H 1938 900 30 0001 C CNN F 3 "" H 1900 1050 60 0000 C CNN 1 1900 1050 1 0 0 -1 $EndComp $Comp L C C5 U 1 1 55BDB710 P 4000 1100 F 0 "C5" H 4025 1200 50 0000 L CNN F 1 "100n" H 4025 1000 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 4038 950 30 0001 C CNN F 3 "" H 4000 1100 60 0000 C CNN 1 4000 1100 1 0 0 -1 $EndComp $Comp L C C6 U 1 1 55BDB89E P 5050 1100 F 0 "C6" H 5075 1200 50 0000 L CNN F 1 "100n" H 5075 1000 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 5088 950 30 0001 C CNN F 3 "" H 5050 1100 60 0000 C CNN 1 5050 1100 1 0 0 -1 $EndComp $Comp L C C7 U 1 1 55BDB957 P 5300 1100 F 0 "C7" H 5325 1200 50 0000 L CNN F 1 "100n" H 5325 1000 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 5338 950 30 0001 C CNN F 3 "" H 5300 1100 60 0000 C CNN 1 5300 1100 1 0 0 -1 $EndComp Connection ~ 2150 900 $Comp L CP C1 U 1 1 55BDC1FD P 1650 1050 F 0 "C1" H 1675 1150 50 0000 L CNN F 1 "470u" H 1675 950 50 0000 L CNN F 2 "Capacitors_Elko_ThroughHole:Elko_vert_25x12.5mm_RM5" H 1688 900 30 0001 C CNN F 3 "" H 1650 1050 60 0000 C CNN 1 1650 1050 1 0 0 -1 $EndComp Connection ~ 1900 900 Connection ~ 4550 1250 Connection ~ 5050 1250 Connection ~ 5300 1250 $Comp L CONN_01X02 P3 U 1 1 55BDD315 P 950 1100 F 0 "P3" H 950 1250 50 0000 C CNN F 1 "CONN_01X02" V 1050 1100 50 0000 C CNN F 2 "Connect:AK300-2" H 950 1100 60 0001 C CNN F 3 "" H 950 1100 60 0000 C CNN 1 950 1100 -1 0 0 1 $EndComp Wire Wire Line 1150 1200 1150 1150 Wire Wire Line 1150 1050 1150 900 Connection ~ 1650 900 $Comp L CONN_01X03 P5 U 1 1 55BDD7DD P 10900 2900 F 0 "P5" H 10900 3100 50 0000 C CNN F 1 "CONN_01X03" V 11000 2900 50 0000 C CNN F 2 "Connect:AK300-3" H 10900 2900 60 0001 C CNN F 3 "" H 10900 2900 60 0000 C CNN 1 10900 2900 1 0 0 -1 $EndComp Wire Wire Line 10700 2800 10250 2800 Wire Wire Line 10700 2900 10250 2900 Wire Wire Line 10700 3000 10250 3000 Text Label 10300 2800 0 60 ~ 0 MOTOR_A Text Label 10300 2900 0 60 ~ 0 MOTOR_B Text Label 10300 3000 0 60 ~ 0 MOTOR_C Text Label 1650 2750 2 60 ~ 0 H_B Connection ~ 4000 950 Connection ~ 5050 950 Connection ~ 5300 950 $Comp L IR2101 U6 U 1 1 55F052F6 P 7250 1650 F 0 "U6" H 6950 2050 50 0000 L BNN F 1 "IR2101" H 6950 1150 50 0000 L BNN F 2 "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm" H 7250 1800 50 0001 C CNN F 3 "" H 7250 1650 60 0000 C CNN 1 7250 1650 1 0 0 -1 $EndComp Wire Wire Line 6750 900 6750 1350 Wire Wire Line 7150 950 6750 950 Connection ~ 6750 950 Wire Wire Line 7350 950 8000 950 Wire Wire Line 7750 1550 8900 1550 Wire Wire Line 7750 1350 8000 1350 Wire Wire Line 8000 950 8000 1400 Wire Wire Line 8000 1700 8000 1750 Connection ~ 8000 1750 Connection ~ 8000 1350 Wire Wire Line 6750 1950 6650 1950 Wire Wire Line 6650 1950 6650 2250 Wire Wire Line 6750 1550 6050 1550 Wire Wire Line 6750 1750 6050 1750 Text Label 6100 1550 0 60 ~ 0 H_A Text Label 6100 1750 0 60 ~ 0 L_A $Comp L +12V #PWR09 U 1 1 55F0885B P 6750 2850 F 0 "#PWR09" H 6750 2700 50 0001 C CNN F 1 "+12V" H 6750 2990 50 0000 C CNN F 2 "" H 6750 2850 60 0000 C CNN F 3 "" H 6750 2850 60 0000 C CNN 1 6750 2850 1 0 0 -1 $EndComp $Comp L D_Small D3 U 1 1 55F08861 P 7250 2900 F 0 "D3" H 7200 2980 50 0000 L CNN F 1 "UF4007" H 7100 2820 50 0000 L CNN F 2 "Diodes_SMD:SMA_Handsoldering" V 7250 2900 60 0001 C CNN F 3 "" V 7250 2900 60 0000 C CNN 1 7250 2900 -1 0 0 1 $EndComp $Comp L C C16 U 1 1 55F08867 P 8000 3350 F 0 "C16" H 8025 3450 50 0000 L CNN F 1 "22u" H 8025 3250 50 0000 L CNN F 2 "Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering" H 8038 3200 30 0001 C CNN F 3 "" H 8000 3350 60 0000 C CNN 1 8000 3350 1 0 0 -1 $EndComp $Comp L GND #PWR010 U 1 1 55F0886D P 6650 4050 F 0 "#PWR010" H 6650 3800 50 0001 C CNN F 1 "GND" H 6650 3900 50 0000 C CNN F 2 "" H 6650 4050 60 0000 C CNN F 3 "" H 6650 4050 60 0000 C CNN 1 6650 4050 1 0 0 -1 $EndComp $Comp L IR2101 U7 U 1 1 55F08873 P 7250 3450 F 0 "U7" H 6950 3850 50 0000 L BNN F 1 "IR2101" H 6950 2950 50 0000 L BNN F 2 "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm" H 7250 3600 50 0001 C CNN F 3 "" H 7250 3450 60 0000 C CNN 1 7250 3450 1 0 0 -1 $EndComp Wire Wire Line 6750 2850 6750 3150 Wire Wire Line 7150 2900 6750 2900 Connection ~ 6750 2900 Wire Wire Line 7350 2900 8000 2900 Wire Wire Line 7750 3150 8000 3150 Wire Wire Line 8000 2900 8000 3200 Wire Wire Line 8000 3500 8000 3550 Connection ~ 8000 3550 Connection ~ 8000 3150 Wire Wire Line 6750 3750 6650 3750 Wire Wire Line 6650 3750 6650 4050 Wire Wire Line 6750 3350 6050 3350 Wire Wire Line 6750 3550 6050 3550 Text Label 6100 3350 0 60 ~ 0 H_B Text Label 6100 3550 0 60 ~ 0 L_B $Comp L +12V #PWR011 U 1 1 55F0A5EA P 6650 4900 F 0 "#PWR011" H 6650 4750 50 0001 C CNN F 1 "+12V" H 6650 5040 50 0000 C CNN F 2 "" H 6650 4900 60 0000 C CNN F 3 "" H 6650 4900 60 0000 C CNN 1 6650 4900 1 0 0 -1 $EndComp $Comp L D_Small D1 U 1 1 55F0A5F0 P 7150 4950 F 0 "D1" H 7100 5030 50 0000 L CNN F 1 "UF4007" H 7000 4870 50 0000 L CNN F 2 "Diodes_SMD:SMA_Handsoldering" V 7150 4950 60 0001 C CNN F 3 "" V 7150 4950 60 0000 C CNN 1 7150 4950 -1 0 0 1 $EndComp $Comp L C C14 U 1 1 55F0A5F6 P 7900 5550 F 0 "C14" H 7925 5650 50 0000 L CNN F 1 "22u" H 7925 5450 50 0000 L CNN F 2 "Capacitors_Tantalum_SMD:TantalC_SizeD_EIA-7343_HandSoldering" H 7938 5400 30 0001 C CNN F 3 "" H 7900 5550 60 0000 C CNN 1 7900 5550 1 0 0 -1 $EndComp $Comp L GND #PWR012 U 1 1 55F0A5FC P 6550 6250 F 0 "#PWR012" H 6550 6000 50 0001 C CNN F 1 "GND" H 6550 6100 50 0000 C CNN F 2 "" H 6550 6250 60 0000 C CNN F 3 "" H 6550 6250 60 0000 C CNN 1 6550 6250 1 0 0 -1 $EndComp $Comp L IR2101 U5 U 1 1 55F0A602 P 7150 5650 F 0 "U5" H 6850 6050 50 0000 L BNN F 1 "IR2101" H 6850 5150 50 0000 L BNN F 2 "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm" H 7150 5800 50 0001 C CNN F 3 "" H 7150 5650 60 0000 C CNN 1 7150 5650 1 0 0 -1 $EndComp Wire Wire Line 6650 4900 6650 5350 Wire Wire Line 7050 4950 6650 4950 Connection ~ 6650 4950 Wire Wire Line 7250 4950 7900 4950 Wire Wire Line 7650 5350 7900 5350 Wire Wire Line 7900 4950 7900 5400 Wire Wire Line 7900 5700 7900 5750 Connection ~ 7900 5750 Connection ~ 7900 5350 Wire Wire Line 6650 5950 6550 5950 Wire Wire Line 6550 5950 6550 6250 Wire Wire Line 6650 5550 5950 5550 Wire Wire Line 6650 5750 5950 5750 Text Label 6000 5550 0 60 ~ 0 H_C Text Label 6000 5750 0 60 ~ 0 L_C Connection ~ 9700 5750 $Comp L GNDPWR #PWR013 U 1 1 55F59B78 P 9700 2300 F 0 "#PWR013" H 9700 2100 50 0001 C CNN F 1 "GNDPWR" H 9700 2170 50 0000 C CNN F 2 "" H 9700 2250 60 0000 C CNN F 3 "" H 9700 2250 60 0000 C CNN 1 9700 2300 1 0 0 -1 $EndComp $Comp L GNDPWR #PWR014 U 1 1 55F59F1A P 9700 4150 F 0 "#PWR014" H 9700 3950 50 0001 C CNN F 1 "GNDPWR" H 9700 4020 50 0000 C CNN F 2 "" H 9700 4100 60 0000 C CNN F 3 "" H 9700 4100 60 0000 C CNN 1 9700 4150 1 0 0 -1 $EndComp $Comp L GNDPWR #PWR015 U 1 1 55F5A139 P 9700 6300 F 0 "#PWR015" H 9700 6100 50 0001 C CNN F 1 "GNDPWR" H 9700 6170 50 0000 C CNN F 2 "" H 9700 6250 60 0000 C CNN F 3 "" H 9700 6250 60 0000 C CNN 1 9700 6300 1 0 0 -1 $EndComp $Comp L GNDPWR #PWR016 U 1 1 55F5A604 P 4400 3050 F 0 "#PWR016" H 4400 2850 50 0001 C CNN F 1 "GNDPWR" H 4400 2920 50 0000 C CNN F 2 "" H 4400 3000 60 0000 C CNN F 3 "" H 4400 3000 60 0000 C CNN 1 4400 3050 1 0 0 -1 $EndComp $Comp L R R1 U 1 1 55F5A7DA P 4100 2850 F 0 "R1" V 4180 2850 50 0000 C CNN F 1 "10m" V 4100 2850 50 0000 C CNN F 2 "Resistors_SMD:R_2512_HandSoldering" V 4030 2850 30 0001 C CNN F 3 "" H 4100 2850 30 0000 C CNN 1 4100 2850 0 1 -1 0 $EndComp $Comp L GND #PWR017 U 1 1 55F5A8B0 P 3850 3050 F 0 "#PWR017" H 3850 2800 50 0001 C CNN F 1 "GND" H 3850 2900 50 0000 C CNN F 2 "" H 3850 3050 60 0000 C CNN F 3 "" H 3850 3050 60 0000 C CNN 1 3850 3050 1 0 0 -1 $EndComp Wire Wire Line 3950 2850 3850 2850 Wire Wire Line 3850 2850 3850 3050 Wire Wire Line 4250 2850 4400 2850 Wire Wire Line 4400 2850 4400 3050 Wire Wire Line 3650 1250 6050 1250 $Comp L GNDPWR #PWR018 U 1 1 55F5BF59 P 1650 1200 F 0 "#PWR018" H 1650 1000 50 0001 C CNN F 1 "GNDPWR" H 1650 1070 50 0000 C CNN F 2 "" H 1650 1150 60 0000 C CNN F 3 "" H 1650 1150 60 0000 C CNN 1 1650 1200 1 0 0 -1 $EndComp $Comp L GNDPWR #PWR019 U 1 1 55F5C222 P 1900 1250 F 0 "#PWR019" H 1900 1050 50 0001 C CNN F 1 "GNDPWR" H 1900 1120 50 0000 C CNN F 2 "" H 1900 1200 60 0000 C CNN F 3 "" H 1900 1200 60 0000 C CNN 1 1900 1250 1 0 0 -1 $EndComp $Comp L GNDPWR #PWR020 U 1 1 55F5C2A2 P 2150 1200 F 0 "#PWR020" H 2150 1000 50 0001 C CNN F 1 "GNDPWR" H 2150 1070 50 0000 C CNN F 2 "" H 2150 1150 60 0000 C CNN F 3 "" H 2150 1150 60 0000 C CNN 1 2150 1200 1 0 0 -1 $EndComp Wire Wire Line 7650 5950 8800 5950 Wire Wire Line 8800 5950 8800 6050 Wire Wire Line 8800 1950 7750 1950 Wire Wire Line 7750 3750 8800 3750 Wire Wire Line 8800 3750 8800 3850 Wire Wire Line 3650 950 4150 950 $Comp L INA27x U2 U 1 1 5614796B P 3850 5050 F 0 "U2" H 3900 5000 60 0000 C CNN F 1 "INA27x" H 4000 5850 60 0000 C CNN F 2 "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm" H 3850 4850 60 0001 C CNN F 3 "" H 3850 4850 60 0000 C CNN 1 3850 5050 1 0 0 -1 $EndComp Wire Wire Line 2900 4600 3650 4600 Wire Wire Line 3650 4750 3200 4750 Wire Wire Line 2900 4600 2900 4750 $Comp L GNDPWR #PWR021 U 1 1 56147974 P 2900 4750 F 0 "#PWR021" H 2900 4550 50 0001 C CNN F 1 "GNDPWR" H 2900 4620 50 0000 C CNN F 2 "" H 2900 4700 60 0000 C CNN F 3 "" H 2900 4700 60 0000 C CNN 1 2900 4750 -1 0 0 -1 $EndComp Wire Wire Line 3650 4450 3200 4450 Wire Wire Line 3200 4450 3200 4350 $Comp L GND #PWR022 U 1 1 56147983 P 3500 5000 F 0 "#PWR022" H 3500 4750 50 0001 C CNN F 1 "GND" H 3500 4850 50 0000 C CNN F 2 "" H 3500 5000 60 0000 C CNN F 3 "" H 3500 5000 60 0000 C CNN 1 3500 5000 1 0 0 -1 $EndComp Wire Wire Line 3650 4900 3500 4900 Wire Wire Line 3500 4900 3500 5000 Wire Wire Line 4750 4700 4750 4800 $Comp L C C9 U 1 1 5614798C P 4750 4950 F 0 "C9" H 4775 5050 50 0000 L CNN F 1 "C" H 4775 4850 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 4788 4800 30 0001 C CNN F 3 "" H 4750 4950 60 0000 C CNN 1 4750 4950 1 0 0 -1 $EndComp $Comp L GND #PWR023 U 1 1 56147992 P 4750 5100 F 0 "#PWR023" H 4750 4850 50 0001 C CNN F 1 "GND" H 4750 4950 50 0000 C CNN F 2 "" H 4750 5100 60 0000 C CNN F 3 "" H 4750 5100 60 0000 C CNN 1 4750 5100 1 0 0 -1 $EndComp Wire Wire Line 4750 4500 5000 4500 Text Label 4750 4500 0 60 ~ 0 MEAS_BUS $Comp L GND #PWR024 U 1 1 56147BEA P 3200 4750 F 0 "#PWR024" H 3200 4500 50 0001 C CNN F 1 "GND" H 3200 4600 50 0000 C CNN F 2 "" H 3200 4750 60 0000 C CNN F 3 "" H 3200 4750 60 0000 C CNN 1 3200 4750 -1 0 0 -1 $EndComp $Comp L +5V #PWR025 U 1 1 561485B9 P 5500 950 F 0 "#PWR025" H 5500 800 50 0001 C CNN F 1 "+5V" H 5500 1090 50 0000 C CNN F 2 "" H 5500 950 60 0000 C CNN F 3 "" H 5500 950 60 0000 C CNN 1 5500 950 1 0 0 -1 $EndComp $Comp L C C13 U 1 1 561486DC P 6050 1100 F 0 "C13" H 6075 1200 50 0000 L CNN F 1 "100n" H 6075 1000 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 6088 950 30 0001 C CNN F 3 "" H 6050 1100 60 0000 C CNN 1 6050 1100 1 0 0 -1 $EndComp Connection ~ 5500 950 $Comp L +5V #PWR026 U 1 1 5614A165 P 1650 2350 F 0 "#PWR026" H 1650 2200 50 0001 C CNN F 1 "+5V" H 1650 2490 50 0000 C CNN F 2 "" H 1650 2350 60 0000 C CNN F 3 "" H 1650 2350 60 0000 C CNN 1 1650 2350 0 1 1 0 $EndComp $Comp L 7805_NUMB U1 U 1 1 5614A734 P 4550 1000 F 0 "U1" H 4700 804 60 0000 C CNN F 1 "7805_NUMB" H 4550 1200 60 0000 C CNN F 2 "Transistors_SMD:sot404" H 4550 1000 60 0001 C CNN F 3 "" H 4550 1000 60 0000 C CNN 1 4550 1000 1 0 0 -1 $EndComp Wire Wire Line 4550 1250 4550 1350 $Comp L CONN_01X04 P1 U 1 1 5614B1B5 P 750 5450 F 0 "P1" H 750 5700 50 0000 C CNN F 1 "CONN_01X04" V 850 5450 50 0000 C CNN F 2 "Pin_Headers:Pin_Header_Angled_1x04" H 750 5450 60 0001 C CNN F 3 "" H 750 5450 60 0000 C CNN 1 750 5450 -1 0 0 1 $EndComp Wire Wire Line 950 5500 1300 5500 Wire Wire Line 950 5600 1300 5600 $Comp L GND #PWR027 U 1 1 5614B9DA P 1300 5600 F 0 "#PWR027" H 1300 5350 50 0001 C CNN F 1 "GND" H 1300 5450 50 0000 C CNN F 2 "" H 1300 5600 60 0000 C CNN F 3 "" H 1300 5600 60 0000 C CNN 1 1300 5600 1 0 0 -1 $EndComp Text Label 950 5500 0 60 ~ 0 MEAS_BUS $Comp L CONN_01X02 P4 U 1 1 5614D2EA P 950 1650 F 0 "P4" H 950 1800 50 0000 C CNN F 1 "CONN_01X02" V 1050 1650 50 0000 C CNN F 2 "Connect:AK300-2" H 950 1650 60 0001 C CNN F 3 "" H 950 1650 60 0000 C CNN 1 950 1650 -1 0 0 1 $EndComp $Comp L +12V #PWR028 U 1 1 5614D397 P 2100 1600 F 0 "#PWR028" H 2100 1450 50 0001 C CNN F 1 "+12V" H 2100 1740 50 0000 C CNN F 2 "" H 2100 1600 60 0000 C CNN F 3 "" H 2100 1600 60 0000 C CNN 1 2100 1600 1 0 0 -1 $EndComp $Comp L CP C4 U 1 1 5614D429 P 3650 1100 F 0 "C4" H 3675 1200 50 0000 L CNN F 1 "100u" H 3675 1000 50 0000 L CNN F 2 "Capacitors_Elko_ThroughHole:Elko_vert_20x10mm_RM5" H 3688 950 30 0001 C CNN F 3 "" H 3650 1100 60 0000 C CNN 1 3650 1100 1 0 0 -1 $EndComp $Comp L GND #PWR029 U 1 1 5614D525 P 1150 1700 F 0 "#PWR029" H 1150 1450 50 0001 C CNN F 1 "GND" H 1150 1550 50 0000 C CNN F 2 "" H 1150 1700 60 0000 C CNN F 3 "" H 1150 1700 60 0000 C CNN 1 1150 1700 1 0 0 -1 $EndComp Connection ~ 4000 1250 $Comp L GND #PWR030 U 1 1 561529FA P 4550 1350 F 0 "#PWR030" H 4550 1100 50 0001 C CNN F 1 "GND" H 4550 1200 50 0000 C CNN F 2 "" H 4550 1350 60 0000 C CNN F 3 "" H 4550 1350 60 0000 C CNN 1 4550 1350 1 0 0 -1 $EndComp $Comp L Q_NMOS_GDS Q1 U 1 1 56158562 P 9600 1550 F 0 "Q1" H 9900 1600 50 0000 R CNN F 1 "Q_NMOS_GDS" H 10250 1500 50 0000 R CNN F 2 "Transistors_TO-220:TO-220_Neutral123_Horizontal" H 9800 1650 29 0001 C CNN F 3 "" H 9600 1550 60 0000 C CNN 1 9600 1550 1 0 0 -1 $EndComp $Comp L Q_NMOS_GDS Q2 U 1 1 56158BA3 P 9600 2050 F 0 "Q2" H 9900 2100 50 0000 R CNN F 1 "Q_NMOS_GDS" H 10250 2000 50 0000 R CNN F 2 "Transistors_TO-220:TO-220_Neutral123_Horizontal" H 9800 2150 29 0001 C CNN F 3 "" H 9600 2050 60 0000 C CNN 1 9600 2050 1 0 0 -1 $EndComp $Comp L Q_NMOS_GDS Q3 U 1 1 56158C45 P 9600 3350 F 0 "Q3" H 9900 3400 50 0000 R CNN F 1 "Q_NMOS_GDS" H 10250 3300 50 0000 R CNN F 2 "Transistors_TO-220:TO-220_Neutral123_Horizontal" H 9800 3450 29 0001 C CNN F 3 "" H 9600 3350 60 0000 C CNN 1 9600 3350 1 0 0 -1 $EndComp $Comp L Q_NMOS_GDS Q4 U 1 1 56158E2C P 9600 3850 F 0 "Q4" H 9900 3900 50 0000 R CNN F 1 "Q_NMOS_GDS" H 10250 3800 50 0000 R CNN F 2 "Transistors_TO-220:TO-220_Neutral123_Horizontal" H 9800 3950 29 0001 C CNN F 3 "" H 9600 3850 60 0000 C CNN 1 9600 3850 1 0 0 -1 $EndComp $Comp L Q_NMOS_GDS Q5 U 1 1 56158F60 P 9600 5550 F 0 "Q5" H 9900 5600 50 0000 R CNN F 1 "Q_NMOS_GDS" H 10250 5500 50 0000 R CNN F 2 "Transistors_TO-220:TO-220_Neutral123_Horizontal" H 9800 5650 29 0001 C CNN F 3 "" H 9600 5550 60 0000 C CNN 1 9600 5550 1 0 0 -1 $EndComp $Comp L Q_NMOS_GDS Q6 U 1 1 5615902B P 9600 6050 F 0 "Q6" H 9900 6100 50 0000 R CNN F 1 "Q_NMOS_GDS" H 10250 6000 50 0000 R CNN F 2 "Transistors_TO-220:TO-220_Neutral123_Horizontal" H 9800 6150 29 0001 C CNN F 3 "" H 9600 6050 60 0000 C CNN 1 9600 6050 1 0 0 -1 $EndComp Wire Wire Line 9700 1850 9700 1750 Wire Wire Line 9700 3550 9700 3650 Wire Wire Line 9700 5750 9700 5850 Wire Wire Line 9700 4050 9700 4150 Wire Wire Line 9700 6250 9700 6300 Wire Wire Line 9700 2250 9700 2300 $Comp L C C17 U 1 1 5626705B P 2400 1050 F 0 "C17" H 2425 1150 50 0000 L CNN F 1 "100n" H 2425 950 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2438 900 30 0001 C CNN F 3 "" H 2400 1050 60 0000 C CNN 1 2400 1050 1 0 0 -1 $EndComp $Comp L C C18 U 1 1 562671BE P 2650 1050 F 0 "C18" H 2675 1150 50 0000 L CNN F 1 "100n" H 2675 950 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2688 900 30 0001 C CNN F 3 "" H 2650 1050 60 0000 C CNN 1 2650 1050 1 0 0 -1 $EndComp $Comp L C C19 U 1 1 56267264 P 2900 1050 F 0 "C19" H 2925 1150 50 0000 L CNN F 1 "100n" H 2925 950 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 2938 900 30 0001 C CNN F 3 "" H 2900 1050 60 0000 C CNN 1 2900 1050 1 0 0 -1 $EndComp Connection ~ 2400 900 Connection ~ 2650 900 Connection ~ 2650 1200 Connection ~ 2400 1200 $Comp L GNDPWR #PWR031 U 1 1 56267876 P 2550 1200 F 0 "#PWR031" H 2550 1000 50 0001 C CNN F 1 "GNDPWR" H 2550 1070 50 0000 C CNN F 2 "" H 2550 1150 60 0000 C CNN F 3 "" H 2550 1150 60 0000 C CNN 1 2550 1200 1 0 0 -1 $EndComp Wire Wire Line 2400 1200 2900 1200 Connection ~ 2550 1200 $Comp L C C20 U 1 1 56268E94 P 1300 1750 F 0 "C20" H 1300 1850 50 0000 L CNN F 1 "100n" H 1325 1650 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 1338 1600 30 0001 C CNN F 3 "" H 1300 1750 60 0000 C CNN 1 1300 1750 1 0 0 -1 $EndComp $Comp L C C21 U 1 1 56268FD4 P 1600 1750 F 0 "C21" H 1600 1850 50 0000 L CNN F 1 "100n" H 1625 1650 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 1638 1600 30 0001 C CNN F 3 "" H 1600 1750 60 0000 C CNN 1 1600 1750 1 0 0 -1 $EndComp $Comp L C C22 U 1 1 5626907F P 1850 1750 F 0 "C22" H 1850 1850 50 0000 L CNN F 1 "100n" H 1875 1650 50 0000 L CNN F 2 "Capacitors_SMD:C_1206" H 1888 1600 30 0001 C CNN F 3 "" H 1850 1750 60 0000 C CNN 1 1850 1750 1 0 0 -1 $EndComp $Comp L GND #PWR032 U 1 1 56269161 P 1300 1900 F 0 "#PWR032" H 1300 1650 50 0001 C CNN F 1 "GND" H 1300 1750 50 0000 C CNN F 2 "" H 1300 1900 60 0000 C CNN F 3 "" H 1300 1900 60 0000 C CNN 1 1300 1900 1 0 0 -1 $EndComp $Comp L GND #PWR033 U 1 1 56269208 P 1600 1900 F 0 "#PWR033" H 1600 1650 50 0001 C CNN F 1 "GND" H 1600 1750 50 0000 C CNN F 2 "" H 1600 1900 60 0000 C CNN F 3 "" H 1600 1900 60 0000 C CNN 1 1600 1900 1 0 0 -1 $EndComp $Comp L GND #PWR034 U 1 1 562692AF P 1850 1900 F 0 "#PWR034" H 1850 1650 50 0001 C CNN F 1 "GND" H 1850 1750 50 0000 C CNN F 2 "" H 1850 1900 60 0000 C CNN F 3 "" H 1850 1900 60 0000 C CNN 1 1850 1900 1 0 0 -1 $EndComp Wire Wire Line 1150 1600 2100 1600 Connection ~ 1300 1600 Connection ~ 1600 1600 $Comp L GND #PWR035 U 1 1 5626B7B3 P 1150 1200 F 0 "#PWR035" H 1150 950 50 0001 C CNN F 1 "GND" H 1150 1050 50 0000 C CNN F 2 "" H 1150 1200 60 0000 C CNN F 3 "" H 1150 1200 60 0000 C CNN 1 1150 1200 1 0 0 -1 $EndComp $Comp L +5V #PWR036 U 1 1 5626C7B3 P 3200 4350 F 0 "#PWR036" H 3200 4200 50 0001 C CNN F 1 "+5V" H 3200 4490 50 0000 C CNN F 2 "" H 3200 4350 60 0000 C CNN F 3 "" H 3200 4350 60 0000 C CNN 1 3200 4350 1 0 0 -1 $EndComp $Comp L R R10 U 1 1 5628B4D2 P 1200 2450 F 0 "R10" V 1250 2650 50 0000 C CNN F 1 "150" V 1200 2450 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 1130 2450 30 0001 C CNN F 3 "" H 1200 2450 30 0000 C CNN 1 1200 2450 0 1 -1 0 $EndComp $Comp L R R11 U 1 1 5628BD9C P 1200 2550 F 0 "R11" V 1250 2750 50 0000 C CNN F 1 "150" V 1200 2550 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 1130 2550 30 0001 C CNN F 3 "" H 1200 2550 30 0000 C CNN 1 1200 2550 0 1 -1 0 $EndComp $Comp L R R12 U 1 1 5628BE84 P 1200 2650 F 0 "R12" V 1250 2850 50 0000 C CNN F 1 "150" V 1200 2650 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 1130 2650 30 0001 C CNN F 3 "" H 1200 2650 30 0000 C CNN 1 1200 2650 0 1 -1 0 $EndComp $Comp L R R13 U 1 1 5628BF70 P 1200 2750 F 0 "R13" V 1250 2950 50 0000 C CNN F 1 "150" V 1200 2750 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 1130 2750 30 0001 C CNN F 3 "" H 1200 2750 30 0000 C CNN 1 1200 2750 0 1 -1 0 $EndComp $Comp L R R14 U 1 1 5628C060 P 1200 2850 F 0 "R14" V 1250 3050 50 0000 C CNN F 1 "150" V 1200 2850 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 1130 2850 30 0001 C CNN F 3 "" H 1200 2850 30 0000 C CNN 1 1200 2850 0 1 -1 0 $EndComp $Comp L R R15 U 1 1 5628C154 P 1200 2950 F 0 "R15" V 1250 3150 50 0000 C CNN F 1 "150" V 1200 2950 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 1130 2950 30 0001 C CNN F 3 "" H 1200 2950 30 0000 C CNN 1 1200 2950 0 1 -1 0 $EndComp $Comp L R R16 U 1 1 562A861D P 4200 3750 F 0 "R16" V 4280 3750 50 0000 C CNN F 1 "NM" V 4200 3750 50 0000 C CNN F 2 "Resistors_SMD:R_0805_HandSoldering" V 4130 3750 30 0000 C CNN F 3 "" H 4200 3750 30 0000 C CNN 1 4200 3750 0 1 1 0 $EndComp $Comp L GNDPWR #PWR037 U 1 1 562A8723 P 3850 3850 F 0 "#PWR037" H 3850 3650 50 0001 C CNN F 1 "GNDPWR" H 3850 3720 50 0000 C CNN F 2 "" H 3850 3800 60 0000 C CNN F 3 "" H 3850 3800 60 0000 C CNN 1 3850 3850 1 0 0 -1 $EndComp Wire Wire Line 3850 3850 3850 3750 Wire Wire Line 3850 3750 4050 3750 Wire Wire Line 4350 3750 4750 3750 Text Label 4450 3750 0 60 ~ 0 MEAS_BUS Text Notes 4050 3950 0 60 ~ 0 Optionally mount to bypass INA27x $Comp L F_Small F1 U 1 1 5724AD32 P 1350 900 F 0 "F1" H 1310 960 50 0000 L CNN F 1 "10A?" H 1230 840 50 0000 L CNN F 2 "Fuse_Holders_and_Fuses:Fuseholder5x20_horiz_open_inline_Type-I" H 1350 900 60 0001 C CNN F 3 "" H 1350 900 60 0000 C CNN 1 1350 900 1 0 0 -1 $EndComp Wire Wire Line 1150 900 1250 900 Wire Wire Line 1450 900 2900 900 Wire Wire Line 1900 1250 1900 1200 Connection ~ 1850 1600 $EndSCHEMATC ================================================ FILE: hardware/libraries/6n137.bck ================================================ EESchema-DOCLIB Version 2.0 # #End Doc Library ================================================ FILE: hardware/libraries/6n137.dcm ================================================ EESchema-DOCLIB Version 2.0 # #End Doc Library ================================================ FILE: hardware/libraries/6n137.lib ================================================ EESchema-LIBRARY Version 2.3 #encoding utf-8 # # 6N136 # DEF 6N136 U 0 10 Y Y 1 F N F0 "U" -50 350 70 H V C CNN F1 "6N136" 0 -450 70 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW P 2 0 0 0 -250 -50 -50 -50 N P 2 0 0 0 -250 -50 -50 -50 N P 2 0 0 0 -250 -50 -50 -50 N P 2 0 0 0 -250 -50 -50 -50 N S -500 -300 550 800 0 1 0 N P 2 0 1 0 250 0 250 -200 N P 3 0 1 0 -350 200 -150 200 -150 100 N P 3 0 1 0 -350 200 -150 200 -150 100 N P 3 0 1 0 -350 200 -150 200 -150 100 N P 3 0 1 0 -350 200 -150 200 -150 100 N P 3 0 1 0 -250 100 -50 100 -150 -50 F P 3 0 1 0 -250 100 -50 100 -150 -50 F P 3 0 1 0 -250 100 -50 100 -150 -50 F P 3 0 1 0 -250 100 -50 100 -150 -50 F P 3 0 1 0 -150 -50 -150 -150 -350 -150 N P 3 0 1 0 -150 -50 -150 -150 -350 -150 N P 3 0 1 0 -150 -50 -150 -150 -350 -150 N P 3 0 1 0 -150 -50 -150 -150 -350 -150 N P 3 0 1 0 50 550 250 550 250 550 N P 3 0 1 0 150 550 150 700 150 700 F P 3 0 1 0 150 700 350 700 350 700 F P 3 0 1 0 200 -100 150 -100 150 -100 F P 3 0 1 0 250 -100 350 -200 400 -200 N P 3 0 1 0 250 -100 350 0 400 0 N P 3 0 1 0 350 -200 345 -150 300 -195 F P 4 0 1 0 250 -100 200 -100 200 200 400 200 N P 5 0 1 0 -50 200 0 250 0 200 100 350 100 350 N P 5 0 1 0 150 400 150 -100 150 -100 150 -100 150 -100 F P 6 0 1 0 50 400 250 400 150 550 50 400 50 400 50 400 F X ~ 2 -550 200 200 R 50 70 1 1 I X ~ 3 -550 -150 200 R 50 70 1 1 I X ~ 5 600 -200 200 L 50 70 1 1 O X ~ 6 600 0 200 L 50 70 1 1 O X ~ 7 600 200 200 L 50 70 1 1 I X ~ 8 600 700 300 L 50 50 1 1 W ENDDRAW ENDDEF # # AM26LV32 # DEF AM26LV32 U 0 40 Y Y 1 F N F0 "U" 50 1150 60 H V C CNN F1 "AM26LV32" 200 -50 60 H V C CNN F2 "" 0 0 60 H I C CNN F3 "" 0 0 60 H I C CNN DRAW S 0 1100 450 0 0 1 0 N X 1B 1 -200 700 200 R 50 50 1 1 I X 1A 2 -200 800 200 R 50 50 1 1 I X 1Y 3 650 750 200 L 50 50 1 1 I X G 4 650 1050 200 L 50 50 1 1 I X 2Y 5 650 550 200 L 50 50 1 1 I X 2A 6 -200 600 200 R 50 50 1 1 I X 2B 7 -200 500 200 R 50 50 1 1 I X GND 8 -200 950 200 R 50 50 1 1 I X 3B 9 -200 300 200 R 50 50 1 1 I X 3A 10 -200 400 200 R 50 50 1 1 I X 3Y 11 650 350 200 L 50 50 1 1 I X ~G 12 650 950 200 L 50 50 1 1 I X 4Y 13 650 150 200 L 50 50 1 1 I X 4A 14 -200 200 200 R 50 50 1 1 I X 4B 15 -200 100 200 R 50 50 1 1 I X VCC 16 -200 1050 200 R 50 50 1 1 I ENDDRAW ENDDEF # # SFH6755T # DEF SFH6755T U 0 40 Y Y 1 F N F0 "U" 50 700 60 H V C CNN F1 "SFH6755T" 200 -50 60 H V C CNN F2 "" 0 0 60 H I C CNN F3 "" 0 0 60 H I C CNN DRAW S 0 650 400 0 0 1 0 N X A1 1 -200 550 200 R 50 50 1 1 I X C1 2 -200 400 200 R 50 50 1 1 I X C2 3 -200 250 200 R 50 50 1 1 I X A2 4 -200 100 200 R 50 50 1 1 I X GND 5 600 100 200 L 50 50 1 1 I X O2 6 600 250 200 L 50 50 1 1 I X O1 7 600 400 200 L 50 50 1 1 I X VCC 8 600 550 200 L 50 50 1 1 I ENDDRAW ENDDEF # #End Library ================================================ FILE: hardware/libraries/INA270.lib ================================================ EESchema-LIBRARY Version 2.3 #encoding utf-8 # # INA27x # DEF INA27x U 0 40 Y Y 1 F N F0 "U" 50 -50 60 H V C CNN F1 "INA27x" 150 800 60 H V C CNN F2 "" 0 -200 60 H V C CNN F3 "" 0 -200 60 H V C CNN DRAW S 0 0 700 750 0 1 0 N X IN- 1 -200 300 200 R 50 50 1 1 I X GND 2 -200 150 200 R 50 50 1 1 I X PRE_OUT 3 900 350 200 L 50 50 1 1 I X BUF_IN 4 900 250 200 L 50 50 1 1 I X OUT 5 900 550 200 L 50 50 1 1 I X V+ 6 -200 600 200 R 50 50 1 1 I X IN+ 8 -200 450 200 R 50 50 1 1 I ENDDRAW ENDDEF # # IR2101 # DEF IR2101 U 0 40 Y Y 1 L N F0 "U" -300 400 50 H V L BNN F1 "IR2101" -300 -500 50 H V L BNN F2 "irf-2-DIL08" 0 150 50 H I C CNN F3 "" 0 0 60 H V C CNN DRAW P 2 1 0 0 -300 -400 300 -400 N P 2 1 0 0 -300 400 -300 -400 N P 2 1 0 0 300 -400 300 400 N P 2 1 0 0 300 400 -300 400 N X VCC 1 -500 300 200 R 40 40 1 1 w X HIN 2 -500 100 200 R 40 40 1 1 I X LIN 3 -500 -100 200 R 40 40 1 1 I X COM 4 -500 -300 200 R 40 40 1 1 w X LO 5 500 -300 200 L 40 40 1 1 O X VS 6 500 -100 200 L 40 40 1 1 O X HO 7 500 100 200 L 40 40 1 1 O X VB 8 500 300 200 L 40 40 1 1 w ENDDRAW ENDDEF # # IRF540N # DEF IRF540N Q 0 0 Y Y 1 F N F0 "Q" 250 75 50 H V L CNN F1 "IRF540N" 250 0 50 H V L CNN F2 "TO-220" 250 -75 50 H V L CIN F3 "" 0 0 50 H V L CNN $FPLIST TO-220* $ENDFPLIST DRAW C 50 0 111 0 1 14 N C 50 0 125 0 1 0 N C 100 -50 5 0 1 0 N C 100 50 5 0 1 0 N P 2 0 1 20 25 -40 25 -65 N P 2 0 1 20 25 15 25 -15 N P 2 0 1 20 25 65 25 40 N P 2 0 1 0 120 15 115 10 N P 2 0 1 0 120 15 140 15 N P 2 0 1 10 125 105 140 125 N P 2 0 1 10 130 -100 145 -120 N P 2 0 1 0 140 15 145 20 N P 2 0 1 10 165 -60 185 -70 N P 2 0 1 10 165 60 185 75 N P 2 0 1 10 175 0 205 0 N P 3 0 1 10 0 60 0 -60 0 -60 N P 4 0 1 0 30 -50 100 -50 100 -100 100 -100 N P 4 0 1 0 30 50 100 50 100 100 100 100 N P 4 0 1 0 100 50 130 50 130 -50 100 -50 N P 4 0 1 0 130 15 120 -10 140 -10 130 15 F P 5 0 1 0 30 0 50 0 100 0 100 -50 100 -50 N P 6 0 1 0 35 0 75 15 75 -15 35 0 40 0 40 0 F X G 1 -200 -50 200 R 50 50 1 1 I X D 2 100 200 100 D 50 50 1 1 P X S 3 100 -200 100 U 50 50 1 1 P ENDDRAW ENDDEF # # LM7805CT # DEF LM7805CT U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM7805CT" 0 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM7806CT LM7808CT LM7809CT LM7810CT LM7812CT LM7815CT LM7818CT LM7824CT LM7806ACT LM7808ACT LM7809ACT LM7810ACT LM7812ACT LM7815ACT LM7818ACT LM7824ACT $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X GND 2 0 -250 100 U 40 40 1 1 W X OUT 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # #End Library ================================================ FILE: hardware/libraries/custom_7805.dcm ================================================ EESchema-DOCLIB Version 2.0 # $CMP 7805 D Linear Regulator +5V K POWER REGUL F regulator\lm78xx.pdf $ENDCMP # $CMP 7805MS D Regulator +5V CMS K POWER REGUL F regulator/lm78lxx.pdf $ENDCMP # $CMP 78L05 D Linear Regulator +5V K POWER REGUL F regulator\lm78lxx.pdf $ENDCMP # $CMP 7905 D Linear Regulator -5V K POWER REGUL F regulator\lm79xx.pdf $ENDCMP # $CMP 79L05 D Linear Regulator -5V K POWER REGUL F regulator\lm79lxx.pdf $ENDCMP # $CMP ADP1108 D Switching Regulator K POWER F linear-tec/lt1108.pdf $ENDCMP # $CMP AP1117 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117D15 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117D18 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117D25 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117D33 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117D50 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117E15 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117E18 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117E25 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117E33 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117E50 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117K15 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117K18 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117K25 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117K33 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117K50 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117T15 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117T18 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117T25 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117T33 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117T50 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117Y15 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117Y18 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117Y25 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117Y33 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP AP1117Y50 D AP1117, Fixed/Adjustable 1A Low Dropout regulator, Positive K REGULATOR LDO 1.5V 1.8V 2.5V 3.3V 5V F http://www.diodes.com/datasheets/AP1117.pdf $ENDCMP # $CMP APE8865N-12-HF-3 D APE8865N-12-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-15-HF-3 D APE8865N-15-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-16-HF-3 D APE8865N-16-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.6V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-17-HF-3 D APE8865N-17-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.7V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-18-HF-3 D APE8865N-18-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-19-HF-3 D APE8865N-19-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-20-HF-3 D APE8865N-20-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.0V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-21-HF-3 D APE8865N-21-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.1V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-22-HF-3 D APE8865N-22-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-23-HF-3 D APE8865N-23-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.3V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-24-HF-3 D APE8865N-24-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.4V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-25-HF-3 D APE8865N-25-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-26-HF-3 D APE8865N-26-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-27-HF-3 D APE8865N-27-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-28-HF-3 D APE8865N-28-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-29-HF-3 D APE8865N-29-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-30-HF-3 D APE8865N-30-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-31-HF-3 D APE8865N-31-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-32-HF-3 D APE8865N-32-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865N-33-HF-3 D APE8865N-33-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-12-HF-3 D APE8865NL-12-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-15-HF-3 D APE8865NL-15-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-16-HF-3 D APE8865NL-16-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.6V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-17-HF-3 D APE8865NL-17-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.7V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-18-HF-3 D APE8865NL-18-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-19-HF-3 D APE8865NL-19-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-20-HF-3 D APE8865NL-20-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.0V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-21-HF-3 D APE8865NL-21-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.1V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-22-HF-3 D APE8865NL-22-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-23-HF-3 D APE8865NL-23-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.3V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-24-HF-3 D APE8865NL-24-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.4V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-25-HF-3 D APE8865NL-25-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-26-HF-3 D APE8865NL-26-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-27-HF-3 D APE8865NL-27-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-28-HF-3 D APE8865NL-28-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-29-HF-3 D APE8865NL-29-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-30-HF-3 D APE8865NL-30-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-31-HF-3 D APE8865NL-31-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-32-HF-3 D APE8865NL-32-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NL-33-HF-3 D APE8865NL-33-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-12-HF-3 D APE8865NR-12-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-15-HF-3 D APE8865NR-15-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-16-HF-3 D APE8865NR-16-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.6V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-17-HF-3 D APE8865NR-17-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.7V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-18-HF-3 D APE8865NR-18-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-19-HF-3 D APE8865NR-19-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-20-HF-3 D APE8865NR-20-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.0V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-21-HF-3 D APE8865NR-21-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.1V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-22-HF-3 D APE8865NR-22-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-23-HF-3 D APE8865NR-23-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.3V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-24-HF-3 D APE8865NR-24-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.4V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-25-HF-3 D APE8865NR-25-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-26-HF-3 D APE8865NR-26-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-27-HF-3 D APE8865NR-27-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-28-HF-3 D APE8865NR-28-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-29-HF-3 D APE8865NR-29-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-30-HF-3 D APE8865NR-30-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-31-HF-3 D APE8865NR-31-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-32-HF-3 D APE8865NR-32-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865NR-33-HF-3 D APE8865NR-33-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-12-HF-3 D APE8865U4-12-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-15-HF-3 D APE8865U4-15-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-16-HF-3 D APE8865U4-16-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.6V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-17-HF-3 D APE8865U4-17-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.7V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-18-HF-3 D APE8865U4-18-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-19-HF-3 D APE8865U4-19-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-20-HF-3 D APE8865U4-20-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.0V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-21-HF-3 D APE8865U4-21-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.1V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-22-HF-3 D APE8865U4-22-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.2V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-23-HF-3 D APE8865U4-23-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.3V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-24-HF-3 D APE8865U4-24-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.4V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-25-HF-3 D APE8865U4-25-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-26-HF-3 D APE8865U4-26-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-27-HF-3 D APE8865U4-27-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-28-HF-3 D APE8865U4-28-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-29-HF-3 D APE8865U4-29-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-30-HF-3 D APE8865U4-30-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-31-HF-3 D APE8865U4-31-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-32-HF-3 D APE8865U4-32-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U4-33-HF-3 D APE8865U4-33-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SC-70-4 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-12-HF-3 D APE8865U5-12-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-15-HF-3 D APE8865U5-15-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-16-HF-3 D APE8865U5-16-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.6V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-17-HF-3 D APE8865U5-17-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.7V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-18-HF-3 D APE8865U5-18-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-19-HF-3 D APE8865U5-19-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-20-HF-3 D APE8865U5-20-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.0V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-21-HF-3 D APE8865U5-21-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.1V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-22-HF-3 D APE8865U5-22-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.2V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-23-HF-3 D APE8865U5-23-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.3V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-24-HF-3 D APE8865U5-24-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.4V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-25-HF-3 D APE8865U5-25-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-26-HF-3 D APE8865U5-26-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-27-HF-3 D APE8865U5-27-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-28-HF-3 D APE8865U5-28-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-29-HF-3 D APE8865U5-29-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-30-HF-3 D APE8865U5-30-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-31-HF-3 D APE8865U5-31-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-32-HF-3 D APE8865U5-32-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865U5-33-HF-3 D APE8865U5-33-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SC-70-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-12-HF-3 D APE8865Y5-12-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-15-HF-3 D APE8865Y5-15-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-16-HF-3 D APE8865Y5-16-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.6V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-17-HF-3 D APE8865Y5-17-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.7V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-18-HF-3 D APE8865Y5-18-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-19-HF-3 D APE8865Y5-19-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-20-HF-3 D APE8865Y5-20-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.0V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-21-HF-3 D APE8865Y5-21-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.1V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-22-HF-3 D APE8865Y5-22-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.2V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-23-HF-3 D APE8865Y5-23-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.3V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-24-HF-3 D APE8865Y5-24-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.4V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-25-HF-3 D APE8865Y5-25-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-26-HF-3 D APE8865Y5-26-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-27-HF-3 D APE8865Y5-27-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-28-HF-3 D APE8865Y5-28-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-29-HF-3 D APE8865Y5-29-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-30-HF-3 D APE8865Y5-30-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-31-HF-3 D APE8865Y5-31-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-32-HF-3 D APE8865Y5-32-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP APE8865Y5-33-HF-3 D APE8865Y5-33-HF-3, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.a-powerusa.com/docs/APE8865-3.pdf $ENDCMP # $CMP BQ2003 D Controleur de chargeur de batteries F regulator\bq2003.pdf $ENDCMP # $CMP KA378R05 D KA378R05, Positive 3A 35V Linear Regulator with Disable Pin, LDO, Fixed Output 5V, TO-220F-4L K Voltage Regulator 3A Positive LDO Disable Pin F http://www.fairchildsemi.com/ds/KA/KA378R05.pdf $ENDCMP # $CMP KA378R12C D KA378R12C, Positive 3A 35V Linear Regulator with Disable Pin, LDO, Fixed Output 12V, TO-220F-4L K Voltage Regulator 3A Positive LDO Disable Pin F http://www.fairchildsemi.com/ds/KA/KA378R12CTU.pdf $ENDCMP # $CMP KA378R33 D KA378R33, Positive 3A 35V Linear Regulator with Disable Pin, LDO, Fixed Output 3.3V, TO-220F-4L K Voltage Regulator 3A Positive LDO Disable Pin F http://www.fairchildsemi.com/ds/KA/KA378R33.pdf $ENDCMP # $CMP LD1117S12CTR D LD1117S12CTR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 1.2V, SOT223 K REGULATOR LDO 1.2V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S12TR D LD1117S12TR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 1.2V, SOT223 K REGULATOR LDO 1.2V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S18CTR D LD1117S18CTR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 1.8V, SOT223 K REGULATOR LDO 1.8V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S18TR D LD1117S18TR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 1.8V, SOT223 K REGULATOR LDO 1.8V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S25CTR D LD1117S25CTR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 2.5V, SOT223 K REGULATOR LDO 2.5V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S25TR D LD1117S25TR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 2.5V, SOT223 K REGULATOR LDO 2.5V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S33CTR D LD1117S33CTR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 3.3V, SOT223 K REGULATOR LDO 3.3V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S33TR D LD1117S33TR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 3.3V, SOT223 K REGULATOR LDO 3.3V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S50CTR D LD1117S50CTR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 5.0V, SOT223 K REGULATOR LDO 5.0V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD1117S50TR D LD1117S50TR, 800mA Fixed Low Drop Positive Voltage Regulator, Fixed Output 5.0V, SOT223 K REGULATOR LDO 5.0V F http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00000544.pdf $ENDCMP # $CMP LD3985G D 150 mA Low Dropout Voltage Regulator K LDO Regulator F http://www.st.com/internet/analog/product/69230.jsp $ENDCMP # $CMP LD3985G122R D LD3985G122R, 150 mA Low Dropout Voltage Regulator, Fixed Output 1.22V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G18R D LD3985G18R, 150 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G25R D LD3985G25R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G26R D LD3985G26R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G27R D LD3985G27R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G28R D LD3985G28R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G30R D LD3985G30R, 150 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G33R D LD3985G33R, 150 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985G47R D LD3985G47R, 150 mA Low Dropout Voltage Regulator, Fixed Output 4.7V, TSOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M D 150 mA Low Dropout Voltage Regulator K LDO Regulator F http://www.st.com/internet/analog/product/69230.jsp $ENDCMP # $CMP LD3985M122R D LD3985M122R, 150 mA Low Dropout Voltage Regulator, Fixed Output 1.22V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M18R D LD3985M18R, 150 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M25R D LD3985M25R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M26R D LD3985M26R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.6V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M27R D LD3985M27R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.7V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M28R D LD3985M28R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M29R D LD3985M29R, 150 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M30R D LD3985M30R, 150 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M33R D LD3985M33R, 150 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LD3985M47R D LD3985M47R, 150 mA Low Dropout Voltage Regulator, Fixed Output 4.7V, SOT-23-5 K 150mA LDO Regulator Fixed Positive F http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00003395.pdf $ENDCMP # $CMP LM1084IS-3.3/NOPB D LM1084IS-3.3, 5A 27V Linear Regulator, Fixed Output 3.3V, TO-263 K Voltage Regulator Adjustable 5A Positive F http://www.ti.com/lit/ds/symlink/lm1084.pdf $ENDCMP # $CMP LM1084IS-5.0/NOPB D LM1084IS-5.0, 5A 27V Linear Regulator, Fixed Output 5.0V, TO-263 K Voltage Regulator 5A Positive F http://www.ti.com/lit/ds/symlink/lm1084.pdf $ENDCMP # $CMP LM1084IS-ADJ/NOPB D LM1084IS, 5A 29V Adjustable Linear Regulator, TO-263 (D2-PAK) K Adjustable Voltage Regulator 5A Positive F http://www.ti.com/lit/ds/symlink/lm1084.pdf $ENDCMP # $CMP LM1084IT-3.3/NOPB D LM1084IT-3.3, 5A 27V Linear Regulator, Fixed Output 3.3V, TO-220 K Voltage Regulator 5A Positive F http://www.ti.com/lit/ds/symlink/lm1084.pdf $ENDCMP # $CMP LM1084IT-5.0/NOPB D LM1084IT-5.0, 5A 25V Linear Regulator, Fixed Output 5.0V, TO-220 K Voltage Regulator 5A Positive F http://www.ti.com/lit/ds/symlink/lm1084.pdf $ENDCMP # $CMP LM1084IT-ADJ/NOPB D LM1084IT, 5A 29V Adjustable Linear Regulator, TO-220 K Adjustable Voltage Regulator 5A Positive F http://www.ti.com/lit/ds/symlink/lm1084.pdf $ENDCMP # $CMP LM117E D LM117E, 0.5A 35V Adjustable Linear Regulator, LCC-20 K Adjustable Voltage Regulator 0.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM117H D LM117H, 0.5A 35V Adjustable Linear Regulator, TO-39 K Adjustable Voltage Regulator 0.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM117K D LM117K, 1,5A 35V Adjustable Linear Regulator, TO-3 K Adjustable Voltage Regulator 1,5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM137H D LM137H, Negative 0.5A 35V Adjustable Linear Regulator, TO-39 K Adjustable Voltage Regulator 0.5A Negative F http://www.ti.com/lit/ds/symlink/lm337-n.pdf $ENDCMP # $CMP LM137K D LM137K, Negative 1.5A 35V Adjustable Linear Regulator, TO-3 K Adjustable Voltage Regulator 1.5A Negative F http://www.ti.com/lit/ds/symlink/lm337-n.pdf $ENDCMP # $CMP LM2931AZ-3.3/5.0 D LM2931, 100mA Low drop-out regulator, Fixed Output 3.3V, 5V K REGULATOR LDO 3.3V 5V F http://www.ti.com/lit/ds/symlink/lm2931-n.pdf $ENDCMP # $CMP LM2931AZ-5.0 D LM2931, 100mA Low drop-out regulator, Fixed Output 5V K REGULATOR LDO 5V F http://www.ti.com/lit/ds/symlink/lm2931-n.pdf $ENDCMP # $CMP LM317AEMP D LM317AEMP, 1A 35V Adjustable Linear Regulator, SOT-223 K Adjustable Voltage Regulator 1A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317AH D LM317AH, 0.5A 35V Adjustable Linear Regulator, TO-39 K Adjustable Voltage Regulator 0.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317AMDT D LM317AMDT, 0.5A 35V Adjustable Linear Regulator, TO-252 K Adjustable Voltage Regulator Adjustable 0.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317AT D LM317AT, 1.5A 35V Adjustable Linear Regulator, TO-220 K Adjustable Voltage Regulator 1.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317EMP D LM317EMP, 1A 35V Adjustable Linear Regulator, SOT-223 K Adjustable Voltage Regulator 1A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317H D LM317H, 0.5A 35V Adjustable Linear Regulator, TO-39 K Adjustable Voltage Regulator 0.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317K D LM317K, 1.5A 35V Adjustable Linear Regulator, TO-3 K Adjustable Voltage Regulator 1.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317MDT D LM317MDT, 0.5A 35V Adjustable Linear Regulator, TO-252 K Adjustable Voltage Regulator 0.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317S D LM317S, 1.5A 35V Adjustable Linear Regulator, TO-263 K Adjustable Voltage Regulator 1.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317T D LM317T, 1.5A 35V Adjustable Linear Regulator, TO-220 K Adjustable Voltage Regulator 1.5A Positive F http://www.national.com/ds/LM/LM117.pdf $ENDCMP # $CMP LM317_SOT223 D Linear Regulator (adjustable) K POWER REGUL F regulator/lm117.pdf $ENDCMP # $CMP LM337H D LM337H, Negative 0.5A 35V Adjustable Linear Regulator, TO-39 K Adjustable Voltage Regulator 0.5A Negative F http://www.ti.com/lit/ds/symlink/lm337-n.pdf $ENDCMP # $CMP LM337IMP D LM337IMP, Negative 1A 35V Adjustable Linear Regulator, SOT-223 K Adjustable Voltage Regulator 1A Negative F http://www.ti.com/lit/ds/symlink/lm337-n.pdf $ENDCMP # $CMP LM337K D LM337K, Negative 1.5A 35V Adjustable Linear Regulator, TO-3 K Adjustable Voltage Regulator 1.5A Negative F http://www.ti.com/lit/ds/symlink/lm337-n.pdf $ENDCMP # $CMP LM337T D LM337T, Negative 1.5A 35V Adjustable Linear Regulator, TO-220 K Adjustable Voltage Regulator 1.5A Negative F http://www.ti.com/lit/ds/symlink/lm337-n.pdf $ENDCMP # $CMP LM350T D LM350T, 3A 33V Adjustable Linear Regulator, TO-220 K Adjustable Voltage Regulator 3A Positive F http://www.fairchildsemi.com/ds/LM/LM350.pdf $ENDCMP # $CMP LM3578 D Switching Regulator (adjustable) K POWER REGUL F regulator\lm1578a.pdf $ENDCMP # $CMP LM723 D Linear Regulator (adjustable) K POWER REGUL $ENDCMP # $CMP LM7805 D Linear Regulator +5V K POWER REGUL F regulator\lm78xx.pdf $ENDCMP # $CMP LM7805CT D LM7805CT, Positive 1A 35V Linear Regulator, Fixed Output 5V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7806ACT D LM7806ACT, Positive 1A 35V Linear Regulator, Fixed Output 6V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7806CT D LM7806CT, Positive 1A 35V Linear Regulator, Fixed Output 6V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7808ACT D LM7808ACT, Positive 1A 35V Linear Regulator, Fixed Output 8V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7808CT D LM7808CT, Positive 1A 35V Linear Regulator, Fixed Output 8V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7809ACT D LM7809ACT, Positive 1A 35V Linear Regulator, Fixed Output 9V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7809CT D LM7809CT, Positive 1A 35V Linear Regulator, Fixed Output 9V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7810ACT D LM7810ACT, Positive 1A 35V Linear Regulator, Fixed Output 10V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7810CT D LM7810CT, Positive 1A 35V Linear Regulator, Fixed Output 10V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7812 D Linear Regulator +12V K POWER REGUL F regulator\lm78xx.pdf $ENDCMP # $CMP LM7812ACT D LM7812ACT, Positive 1A 35V Linear Regulator, Fixed Output 12V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7812CT D LM7812CT, Positive 1A 35V Linear Regulator, Fixed Output 12V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7815ACT D LM7815ACT, Positive 1A 35V Linear Regulator, Fixed Output 15V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7815CT D LM7815CT, Positive 1A 35V Linear Regulator, Fixed Output 15V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7818ACT D LM7818ACT, Positive 1A 35V Linear Regulator, Fixed Output 18V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7818CT D LM7818CT, Positive 1A 35V Linear Regulator, Fixed Output 18V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7824ACT D LM7824ACT, Positive 1A 35V Linear Regulator, Fixed Output 24V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM7824CT D LM7824CT, Positive 1A 35V Linear Regulator, Fixed Output 24V, TO-220 K Voltage Regulator 1A Positive F http://www.fairchildsemi.com/ds/LM/LM7805.pdf $ENDCMP # $CMP LM78L05ACZ D LM78L05ACZ, Positive 100mA 30V Linear Regulator, Fixed Output 5V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP LM78L12ACZ D LM78L12ACZ, Positive 100mA 30V Linear Regulator, Fixed Output 12V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP LM78M05CT D LM78M05CT, Positive 0.5A 35V Linear Regulator, Fixed Output 5V, TO-220 K Voltage Regulator 0.5A Positive F http://www.fairchildsemi.com/ds/LM/LM78M05.pdf $ENDCMP # $CMP LM7905 D Linear Regulator -5V K POWER REGUL F regulator\lm79xx.pdf $ENDCMP # $CMP LM7905CT D LM7905CT, Negative 1A 35V Linear Regulator, Fixed Output 5V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7906CT D LM7906CT, Negative 1A 35V Linear Regulator, Fixed Output 6V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7908CT D LM7908CT, Negative 1A 35V Linear Regulator, Fixed Output 8V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7909CT D LM7909CT, Negative 1A 35V Linear Regulator, Fixed Output 9V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7910CT D LM7910CT, Negative 1A 35V Linear Regulator, Fixed Output 10V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7912 D Linear Regulator -12V K POWER REGUL F regulator\lm79xx.pdf $ENDCMP # $CMP LM7912CT D LM7912CT, Negative 1A 35V Linear Regulator, Fixed Output 12V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7915CT D LM7915CT, Negative 1A 35V Linear Regulator, Fixed Output 15V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7918CT D LM7918CT, Negative 1A 35V Linear Regulator, Fixed Output 18V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM7924CT D LM7924CT, Negative 1A 35V Linear Regulator, Fixed Output 24V, TO-220 K Voltage Regulator 1A Negative F http://www.fairchildsemi.com/ds/LM/LM7905.pdf $ENDCMP # $CMP LM79M05CT D LM79M05CT, Negative 0.5A 35V Linear Regulator, Fixed Output 5V, TO-220 K Voltage Regulator 0.5A Negative F http://www.fairchildsemi.com/ds/LM/LM79M05.pdf $ENDCMP # $CMP LP2985LV D MICROPOWER 150mA Regulator K REGUL POWER SOT-23-5 F regulator/LP2985.pdf $ENDCMP # $CMP LP2987AIMM-5.0/NOPB D LM2987AIMM-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987AIMMX-5.0/NOPB D LM2987AIMMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987AIMX-5.0/NOPB D LM2987AIMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, SO-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987IMM-3.3/NOPB D LM2987IMM-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, MSOP-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987IMM-5.0/NOPB D LM2987IMM-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987IMMX-3.3/NOPB D LM2987IMMX-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, MSOP-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987IMMX-5.0/NOPB D LM2987IMMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987IMX-3.0/NOPB D LM2987AIMX-3.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3V, SO-8 K Linear LDO Regulator 200mA 3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2987IMX-5.0/NOPB D LM2987AIMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, SO-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMM-2.8/NOPB D LP2988AIMM-2.8, 200mA Linear LDO Regulator, Low Noise, Fixed Output 2.8V, MSOP-8 K Linear LDO Regulator 200mA 2.8V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMM-3.0/NOPB D LP2988AIMM-3.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3V, MSOP-8 K Linear LDO Regulator 200mA 3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMM-3.3/NOPB D LP2988AIMM-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, MSOP-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMM-5.0/NOPB D LP2988AIMM-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMMX-3.0/NOPB D LP2988AIMMX-3.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3V, MSOP-8 K Linear LDO Regulator 200mA 3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMMX-3.3/NOPB D LP2988AIMMX-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, MSOP-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMMX-5.0/NOPB D LP2988AIMMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988AIMX-3.3/NOPB D LP2988IMX-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, SO-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMM-2.8/NOPB D LP2988IMM-2.8, 200mA Linear LDO Regulator, Low Noise, Fixed Output 2.8V, MSOP-8 K Linear LDO Regulator 200mA 2.8V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMM-3.0/NOPB D LP2988IMM-3.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3V, MSOP-8 K Linear LDO Regulator 200mA 3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMM-3.3/NOPB D LP2988IMM-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, MSOP-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMM-5.0/NOPB D LP2988IMM-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMMX-3.0/NOPB D LP2988IMMX-3.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3V, MSOP-8 K Linear LDO Regulator 200mA 3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMMX-3.3/NOPB D LP2988IMMX-3.3, 200mA Linear LDO Regulator, Low Noise, Fixed Output 3.3V, MSOP-8 K Linear LDO Regulator 200mA 3.3V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMMX-5.0/NOPB D LP2988IMMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, MSOP-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP2988IMX-5.0/NOPB D LP2988IMX-5.0, 200mA Linear LDO Regulator, Low Noise, Fixed Output 5V, SO-8 K Linear LDO Regulator 200mA 5V F http://www.ti.com/lit/ds/symlink/lp2987.pdf $ENDCMP # $CMP LP3963 D LowDrop Linear Regulator (QPACK 5 pins) K REGUL POWER F regulator/lp3963.pdf $ENDCMP # $CMP LP3966 D LowDrop Linear Regulator (QPACK 5 pins) K REGUL POWER F regulator/lp3963.pdf $ENDCMP # $CMP LT1108 D Switching Regulator $ENDCMP # $CMP LT1129CQ D LT1129CQ, 700 mA Low Dropout Voltage Regulator, Adjustable 3.75V-30V, TO263 K 700mA LDO Regulator Adjustable Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CQ-3.3 D LT1129CQ-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, TO263 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CQ-5 D LT1129CQ-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, TO263 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CS8 D LT1129CS8, 700 mA Low Dropout Voltage Regulator, Adjustable 3.75V-30V, SO8 K 700mA LDO Regulator Adjustable Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CS8-3.3 D LT1129CS8-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, SO8 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CS8-5 D LT1129CS8-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, SO8 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CST-3.3 D LT1129CST-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, SOT-223 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CST-5 D LT1129CST-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, SOT-223 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CT D LT1129CT, 700 mA Low Dropout Voltage Regulator, Adjustable 3.75V-30V, TO220 K 700mA LDO Regulator Adjustable Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CT-3.3 D LT1129CT-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, TO220 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129CT-5 D LT1129CT-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, TO220 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IQ D LT1129IQ, 700 mA Low Dropout Voltage Regulator, Adjustable 3.75V-30V, TO263 K 700mA LDO Regulator Adjustable Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IQ-3.3 D LT1129IQ-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, TO263 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IQ-5 D LT1129IQ-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, TO263 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IS8 D LT1129IS8, 700 mA Low Dropout Voltage Regulator, Adjustable 3.75V-30V, SO8 K 700mA LDO Regulator Adjustable Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IS8-3.3 D LT1129IS8-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, SO8 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IS8-5 D LT1129IS8-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, SO8 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IST-3.3 D LT1129IST-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, SOT-223 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IST-5 D LT1129IST-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, SOT-223 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IT D LT1129IT, 700 mA Low Dropout Voltage Regulator, Adjustable 3.75V-30V, TO220 K 700mA LDO Regulator Adjustable Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IT-3.3 D LT1129IT-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, TO220 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129IT-5 D LT1129IT-5, 700 mA Low Dropout Voltage Regulator, Fixed 5V, TO220 K 700mA LDO Regulator 5V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129MPST-3.3 D LT1129MSPT-3.3, 700 mA Low Dropout Voltage Regulator, Fixed 3.3V, SOT-223 K 700mA LDO Regulator 3.3V Positive F http://cds.linear.com/docs/en/datasheet/112935ff.pdf $ENDCMP # $CMP LT1129_QPACK D LowDrop Linear Regulator (QPACK 5 pins) K REGUL POWER F linear-tec/lt1129.pdf $ENDCMP # $CMP LT1129_SO8 D LowDrop Linear Regulator (8 pins SOJ) K REGUL POWER F linear-tec/lt1129.pdf $ENDCMP # $CMP LT1175CN8 D REGULATOR (Negative voltage) F linear-tec/lt1175.pdf $ENDCMP # $CMP LT1175_QP D REGULATOR (Negative voltage) F linear-tec/lt1175.pdf $ENDCMP # $CMP LT1372 D Set up/step down switching regulator F regulator/lt1372-1377.pdf $ENDCMP # $CMP LT1373 D Set up/step down switching regulator F regulator/lt1373.pdf $ENDCMP # $CMP LT1585CM D Linear Regulator (adjustable) K POWER REGUL $ENDCMP # $CMP LT1761 D MICROPOWER 150mA Regulator tiny SOT-23 5-leads package K REGUL POWER F linear-tec\lt1761.pdf $ENDCMP # $CMP LT1761-BYP D MICROPOWER 150mA Regulator tiny SOT-23 5-leads package K REGUL POWER F linear-tec\lt1761.pdf $ENDCMP # $CMP LT1964-BYP D MICROPOWER 150mA Regulator tiny SOT-23 5-leads package K REGUL POWER F linear-tec\lt1761.pdf $ENDCMP # $CMP LT3010 D Adj Low drop Linear Regulator (MSOP package 9 pins), Vin <= 80V K REGUL POWER F linear-tec/lt3010.pdf $ENDCMP # $CMP LT3430 D Hight Voltage Step-down switching regulator (synchronous) 3 A K REGUL POWER F linear-tec/lt3430f.pdf $ENDCMP # $CMP LT3472 D DC/DC converter for CCD bias F regulator/lt3472.pdf $ENDCMP # $CMP LT3757EMSE D Boost, flyback, SEPIC and inverting regulator (MSOP package) $ENDCMP # $CMP LTC1307 D Switching Regulator (Single cell micropower) K POWER $ENDCMP # $CMP LTC1624 D Switching Regulator Controller K POWER F linear-tec\ltc1624.pdf $ENDCMP # $CMP LTC1878 D Synchronous Step-Down Regulator K REGUL POWER F linear-tec/ltc1878.pdf $ENDCMP # $CMP LTC1878EMS8 D Synchronous Step-Down Regulator K REGUL POWER F linear-tec/ltc1878.pdf $ENDCMP # $CMP LTC3442 D Micropower Synchronous Buck-Boost DC/DC Converter with Automatic Burst Mode Operation F linear-tec\ltc3442.pdf $ENDCMP # $CMP LTC3525 D 400mA Micropower Synchronous Step-Up DC/DC Converter with Output Disconnect F linear-tec\ltc3525.pdf $ENDCMP # $CMP LT_1129_QP D LowDrop Linear Regulator (QPACK 5 pins) K REGUL POWER F linear-tec/lt1129.pdf $ENDCMP # $CMP MAX1647 D Battery Charger F maxim\MAX1647-MAX1648.pdf $ENDCMP # $CMP MAX1648 D Battery Charger F maxim\MAX1647-MAX1648.pdf $ENDCMP # $CMP MAX1658ESA D MAX1658ESA, 350mA Linear LDO Regulator, Fixed Output 3.3V, SO-8 K Linear LDO Regulator 350mA 3.3V F http://datasheets.maximintegrated.com/en/ds/MAX1658-MAX1659.pdf $ENDCMP # $CMP MAX1659ESA D MAX1659ESA, 350mA Linear LDO Regulator, Fixed Output 5V, SO-8 K Linear LDO Regulator 350mA 5V F http://datasheets.maximintegrated.com/en/ds/MAX1658-MAX1659.pdf $ENDCMP # $CMP MAX5092AATE D MAX5092AATE, 4V to 72V Input LDOs with Boost Preregulator, 250mA Output, 3.3V Preset Vout, TQFN-16 K High Voltage 72V Input LDO Boost Preregulator 250mA 3.3V F http://datasheets.maximintegrated.com/en/ds/MAX5092-MAX5093.pdf $ENDCMP # $CMP MAX5092BATE D MAX5092BATE, 4V to 72V Input LDOs with Boost Preregulator, 250mA Output, 5V Preset Vout, TQFN-16 K High Voltage 72V Input LDO Boost Preregulator 250mA 5V F http://datasheets.maximintegrated.com/en/ds/MAX5092-MAX5093.pdf $ENDCMP # $CMP MAX5093AATE D MAX5093AATE, 4V to 72V Input LDOs with Boost Preregulator, 250mA Output, 3.3V Preset Vout, TQFN-16 K High Voltage 72V Input LDO Boost Preregulator 250mA 3.3V F http://datasheets.maximintegrated.com/en/ds/MAX5092-MAX5093.pdf $ENDCMP # $CMP MAX5093BATE D MAX5093BATE, 4V to 72V Input LDOs with Boost Preregulator, 250mA Output, 5V Preset Vout, TQFN-16 K High Voltage 72V Input LDO Boost Preregulator 250mA 5V F http://datasheets.maximintegrated.com/en/ds/MAX5092-MAX5093.pdf $ENDCMP # $CMP MAX603CPA D MAX603CPA, 500mA Linear LDO Regulator, Fixed Output 5V, PDIP-8 K Linear LDO Regulator 500mA 5V F http://datasheets.maximintegrated.com/en/ds/MAX603-MAX604.pdf $ENDCMP # $CMP MAX603CSA D MAX603CSA, 500mA Linear LDO Regulator, Fixed Output 5V, SO-8 K Linear LDO Regulator 500mA 5V F http://datasheets.maximintegrated.com/en/ds/MAX603-MAX604.pdf $ENDCMP # $CMP MAX604CPA D MAX604CPA, 500mA Linear LDO Regulator, Fixed Output 3.3V, PDIP-8 K Linear LDO Regulator 500mA 3.3V F http://datasheets.maximintegrated.com/en/ds/MAX603-MAX604.pdf $ENDCMP # $CMP MAX604CSA D MAX604CSA, 500mA Linear LDO Regulator, Fixed Output 3.3V, SO-8 K Linear LDO Regulator 500mA 3.3V F http://datasheets.maximintegrated.com/en/ds/MAX603-MAX604.pdf $ENDCMP # $CMP MAX874 D Voltage reference F maxim\MAX872-MAX874.pdf $ENDCMP # $CMP MC34063 D 1.5A step up/down/inverting switching regulator F regulator/mc34063.pdf $ENDCMP # $CMP MC78L05AACP D MC78L05AACP, Positive 100mA 30V Linear Regulator, Fixed Output 5V, Highest Accurate, TO-92 K Voltage Regulator 100mA Positive Highest Accurate F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L05ACD D MC78L05ACD, Positive 100mA 30V Linear Regulator, Fixed Output 5V, SO-8 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L05ACH D MC78L05ACH, Positive 100mA 30V Linear Regulator, Fixed Output 5V, SOT-89 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L05ACP D MC78L05ACP, Positive 100mA 30V Linear Regulator, Fixed Output 5V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L06ACP D MC78L06ACP, Positive 100mA 30V Linear Regulator, Fixed Output 6V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L08ACD D MC78L08ACD, Positive 100mA 30V Linear Regulator, Fixed Output 8V, SO-8 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L08ACH D MC78L08ACH, Positive 100mA 30V Linear Regulator, Fixed Output 8V, SOT-89 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L08ACP D MC78L08ACP, Positive 100mA 30V Linear Regulator, Fixed Output 8V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L12ACD D MC78L12ACD, Positive 100mA 30V Linear Regulator, Fixed Output 12V, SO-8 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L12ACH D MC78L12ACH, Positive 100mA 30V Linear Regulator, Fixed Output 12V, SOT-89 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L12ACP D MC78L12ACP, Positive 100mA 30V Linear Regulator, Fixed Output 12V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L15ACP D MC78L15ACP, Positive 100mA 30V Linear Regulator, Fixed Output 15V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L18ACP D MC78L18ACP, Positive 100mA 30V Linear Regulator, Fixed Output 18V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78L24ACP D MC78L24ACP, Positive 100mA 30V Linear Regulator, Fixed Output 24V, TO-92 K Voltage Regulator 100mA Positive F http://www.fairchildsemi.com/ds/LM/LM78L05A.pdf $ENDCMP # $CMP MC78M05CDT D MC78M05CDT, Positive 0.5A 35V Linear Regulator, Fixed Output 5V, TO-252 (D-PAK) K Voltage Regulator 0.5A Positive F http://www.fairchildsemi.com/ds/LM/LM78M05.pdf $ENDCMP # $CMP MCP1754ST-1802E/MB D MCP1754ST, Fixed 150mA Low Dropout Voltage Regulator, Positive K REGULATOR LDO F http://ww1.microchip.com/downloads/en/DeviceDoc/20002276C.pdf $ENDCMP # $CMP MCP1754ST-3302E/MB D MCP1754ST, Fixed 150mA Low Dropout Voltage Regulator, Positive K REGULATOR LDO F http://ww1.microchip.com/downloads/en/DeviceDoc/20002276C.pdf $ENDCMP # $CMP MCP1754ST-5002E/MB D MCP1754ST, Fixed 150mA Low Dropout Voltage Regulator, Positive K REGULATOR LDO F http://ww1.microchip.com/downloads/en/DeviceDoc/20002276C.pdf $ENDCMP # $CMP MIC2026 D Dual-Channel Power Distribution Switch K PWR SWITCH F micrel\mic2026.pdf $ENDCMP # $CMP MIC2177 D Step-down switching regulator (synchronous) 2.5 A K REGUL POWER F micrel/mic2177.pdf $ENDCMP # $CMP NCP1117ST12T3G D NCP1117ST120T3G, 1A Low drop-out regulator, Fixed Output 12V, SOT223 K REGULATOR LDO 12V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST15T3G D NCP1117ST15T3G, 1A Low drop-out regulator, Fixed Output 1.5V, SOT223 K REGULATOR LDO 1.5V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST18T3G D NCP1117ST18T3G, 1A Low drop-out regulator, Fixed Output 1.8V, SOT223 K REGULATOR LDO 1.8V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST20T3G D NCP1117ST20T3G, 1A Low drop-out regulator, Fixed Output 2V, SOT223 K REGULATOR LDO 2V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST25T3G D NCP1117ST25T3G, 1A Low drop-out regulator, Fixed Output 2.5V, SOT223 K REGULATOR LDO 2.5V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST285T3G D NCP1117ST285T3G, 1A Low drop-out regulator, Fixed Output 2.85V, SOT223 K REGULATOR LDO 2.85V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST33T3G D NCP1117ST33T3G, 1A Low drop-out regulator, Fixed Output 3.3V, SOT223 K REGULATOR LDO 3.3V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP NCP1117ST50T3G D NCP1117ST50T3G, 1A Low drop-out regulator, Fixed Output 5V, SOT223 K REGULATOR LDO 5V F http://www.onsemi.com/pub_link/Collateral/NCP1117-D.PDF $ENDCMP # $CMP PT6100 D REG.ADJ.1A $ENDCMP # $CMP SPX2920M3-3.3 D SPX2920M3-3.3, 400mA Low drop-out regulator, Fixed Output 3.3V, SOT223 K REGULATOR LDO 3.3V $ENDCMP # $CMP SPX2920M3-5.0 D SPX2920M3-5.0, 400mA Low drop-out regulator, Fixed Output 5V, SOT223 K REGULATOR LDO 5V $ENDCMP # $CMP SPX2920S-3.3 D SPX2920S-3.3, 400mA Fixed/Adjustable 1.2-20V Low Drop-out Voltage Regualtor, SO-8 K LDO Voltage Regulator 400mA 3.3V Adjustable $ENDCMP # $CMP SPX2920S-5.0 D SPX2920S-5.0, 400mA Fixed/Adjustable 1.2-20V Low Drop-out Voltage Regualtor, SO-8 K LDO Voltage Regulator 400mA 5V Adjustable $ENDCMP # $CMP SPX2920T-3.3 D SPX2920T-3.3, 400mA Low drop-out regulator, Fixed Output 3.3V, TO-263 K REGULATOR LDO 3.3V $ENDCMP # $CMP SPX2920T-5.0 D SPX2920T-5.0, 400mA Low drop-out regulator, Fixed Output 5V, TO-263 K REGULATOR LDO 5V $ENDCMP # $CMP SPX2920U-3.3 D SPX2920U-3.3, 400mA Low drop-out regulator, Fixed Output 3.3V, TO-220 K REGULATOR LDO 3.3V $ENDCMP # $CMP SPX2920U-5.0 D SPX2920U-5.0, 400mA Low drop-out regulator, Fixed Output 5V, TO-220 K REGULATOR LDO 5V $ENDCMP # $CMP TL497 D 500 mA step up/step down switching regulator F texas/tl497a.pdf $ENDCMP # $CMP TL497A D 500 mA step up/step down switching regulator F texas/tl497a.pdf $ENDCMP # $CMP TLV70012DCK D TLV70012DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70012DDC D TLV70012DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70012DSE D TLV70012DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70013DDC D TLV70013DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.3V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70015DCK D TLV70015DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70015DDC D TLV70015DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70015DSE D TLV70015DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70018DCK D TLV70018DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70018DDC D TLV70018DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70018DSE D TLV70018DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70019DDC D TLV70019DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 1.9V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70025DCK D TLV70025DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70025DDC D TLV70025DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70025DSE D TLV70025DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70028DCK D TLV70028DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70028DSE D TLV70028DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70029DSE D TLV70029DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70030DCK D TLV70030DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 3V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70030DDC D TLV70030DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.0V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70030DSE D TLV70030DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 3V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70031DSE D TLV70031DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70032DDC D TLV70032DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.2V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70033DCK D TLV70033DCK, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SC70-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70033DDC D TLV70033DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70033DSE D TLV70033DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70036DDC D TLV70036DDC, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.6V, SOT-23-5 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70036DSE D TLV70036DSE, 200 mA Low Dropout Voltage Regulator, Fixed Output 3.6V, WSON6 K 200mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70025.pdf $ENDCMP # $CMP TLV70212DBV D TLV70212DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.2V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70215DBV D TLV70215DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.5V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70218DBV D TLV70218DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.8V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70225DBV D TLV70225DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70225DSE D TLV70225DSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.5V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70228DBV D TLV70228DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70228DSE D TLV70228DSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.8V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70229DSE D TLV70229DSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 2.9V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70230DBV D TLV70230DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 3V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70231DBV D TLV70231DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.1V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70233DBV D TLV70233DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70233DSE D TLV70233DSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.3V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70235DBV D TLV70235DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.5V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70236DSE D TLV70236DSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.6V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70237DBV D TLV70237DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.7V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70237DSE D TLV70237DSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 3.7V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70242PDSE D TLV70242PDSE, 300 mA Low Dropout Voltage Regulator, Fixed Output 4.2V, WSON6 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV70245DBV D TLV70245DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 4.5V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV702475DBV D TLV702475DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 4.75V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv70225.pdf $ENDCMP # $CMP TLV71209DBV D TLV71209DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 0.9V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv71209.pdf $ENDCMP # $CMP TLV71210DBV D TLV71210DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.0V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv71209.pdf $ENDCMP # $CMP TLV71211DBV D TLV71211DBV, 300 mA Low Dropout Voltage Regulator, Fixed Output 1.1V, SOT-23-5 K 300mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tlv71209.pdf $ENDCMP # $CMP TPS70202PWP D TPS70202PWP, 500mA/250mA Dual Adjustable Low Drop-out Regulator with Voltage Supervisor, PowerPAD TSSOP-20 K Dual LDO Adjustable Regulator 500mA 250mA Voltage Supervisor F http://www.ti.com/lit/ds/symlink/tps70245.pdf $ENDCMP # $CMP TPS70245PWP D TPS70245PWP, 3.3V 500mA/1.2V 250mA Dual Low Drop-out Regulator with Voltage Supervisor, PowerPAD TSSOP-20 K Dual 3.3V 1.2V LDO Regulator 500mA 250mA Voltage Supervisor F http://www.ti.com/lit/ds/symlink/tps70245.pdf $ENDCMP # $CMP TPS70248PWP D TPS70248PWP, 3.3V 500mA/1.5V 250mA Dual Low Drop-out Regulator with Voltage Supervisor, PowerPAD TSSOP-20 K Dual 3.3V 1.5V LDO Regulator 500mA 250mA Voltage Supervisor F http://www.ti.com/lit/ds/symlink/tps70245.pdf $ENDCMP # $CMP TPS70251PWP D TPS70251PWP, 3.3V 500mA/1.8V 250mA Dual Low Drop-out Regulator with Voltage Supervisor, PowerPAD TSSOP-20 K Dual 3.3V 1.8V LDO Regulator 500mA 250mA Voltage Supervisor F http://www.ti.com/lit/ds/symlink/tps70245.pdf $ENDCMP # $CMP TPS70258PWP D TPS70258PWP, 3.3V 500mA/2.5V 250mA Dual Low Drop-out Regulator with Voltage Supervisor, PowerPAD TSSOP-20 K Dual 3.3V 2.5V LDO Regulator 500mA 250mA Voltage Supervisor F http://www.ti.com/lit/ds/symlink/tps70245.pdf $ENDCMP # $CMP TPS7101QD D TPS7101QD, 500mA Adjustable 1.2-9.75V Low Drop-out Voltage Regualtor, SO-8 K LDO Voltage Regulator 500mA Adjustable F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7101QP D TPS7101QP, 500mA Adjustable 1.2-9.75V Low Drop-out Voltage Regualtor, DIP-8 K LDO Voltage Regulator 500mA Adjustable F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7133QD D TPS7133QD, 500mA Low Drop-out Voltage Regualtor, Fixed Output 3.3V, SO-8 K LDO Voltage Regulator 500mA F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7133QP D TPS7133QP, 500mA Low Drop-out Voltage Regualtor, Fixed Output 3.3V, DIP-8 K LDO Voltage Regulator 500mA F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7148QD D TPS7148QD, 500mA Low Drop-out Voltage Regualtor, Fixed Output 4.85V, SO-8 K LDO Voltage Regulator 500mA F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7148QP D TPS7148QP, 500mA Low Drop-out Voltage Regualtor, Fixed Output 4.85V, DIP-8 K LDO Voltage Regulator 500mA F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7150QD D TPS7150QD, 500mA Low Drop-out Voltage Regualtor, Fixed Output 5V, SO-8 K LDO Voltage Regulator 500mA F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS7150QP D TPS7150QP, 500mA Low Drop-out Voltage Regualtor, Fixed Output 5V, DIP-8 K LDO Voltage Regulator 500mA F http://www.ti.com/lit/ds/symlink/tps7133.pdf $ENDCMP # $CMP TPS75005RGW D TPS75005, Integrated MCU Power Solution, Dual Low Drop-Out Regulator 500mA with Supervisor, VQFN20 K Dual LDO Regulator Dual Integrated Power SVS Supervisor F http://www.ti.com/lit/ds/symlink/tps75005.pdf $ENDCMP # $CMP TPS769XX D TPS769xx-Q1, Ultra Low Power 100mA Low Drop Out Regulator 1.2...5V, SOT-23-5 K Ultra Low Power Fixed Adjustable LDO 100mA F http://www.ti.com/lit/ds/symlink/tps76950-q1.pdf $ENDCMP # $CMP TPS77701D D TPS77701D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Adjustable Output 1.5-5.5V, SOIC8 K 750mA LDO Regulator Adjustable Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77701PWP D TPS77701PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Adjustable Output 1.5-5.5V, HTSSOP20 K 750mA LDO Regulator Adjustable Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77715D D TPS77715D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.5V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77715PWP D TPS77715PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.5V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77718D D TPS77718D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.8V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77718PWP D TPS77718PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.8V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77725D D TPS77725D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 2.5V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77725PWP D TPS77725PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 2.5V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77733D D TPS77733D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 3.3V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77733PWP D TPS77733PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 3.3V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77801D D TPS77801D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Adjustable Output 1.2-5.5V, SOIC8 K 750mA LDO Regulator Adjustable Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77801PWP D TPS77801PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Adjustable Output 1.2-5.5V, HTSSOP20 K 750mA LDO Regulator Adjustable Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77815D D TPS77815D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.5V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77815PWP D TPS77815PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.5V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77818D D TPS77818D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.8V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77818PWP D TPS77818PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 1.8V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77825D D TPS77825D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 2.5V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77825PWP D TPS77825PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 2.5V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77833D D TPS77833D, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 3.3V, SOIC8 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # $CMP TPS77833PWP D TPS77833PWP, 750 mA Fast-Transient Low Dropout Voltage Regulator, Fixed Output 3.3V, HTSSOP20 K 750mA LDO Regulator Fixed Positive F http://www.ti.com/lit/ds/symlink/tps77725.pdf $ENDCMP # #End Doc Library ================================================ FILE: hardware/libraries/custom_7805.lib ================================================ EESchema-LIBRARY Version 2.3 #encoding utf-8 # # 7805 # DEF 7805 U 0 30 N Y 1 F N F0 "U" 150 -196 60 H V C CNN F1 "7805" 0 200 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LM7805 LM7812 78L05 DRAW S -200 -150 200 150 0 1 0 N X VI 1 -400 50 200 R 40 40 1 1 I X GND 2 0 -250 100 U 40 40 1 1 I X VO 3 400 50 200 L 40 40 1 1 w ENDDRAW ENDDEF # # 7805MS # DEF 7805MS U 0 40 Y Y 1 F N F0 "U" 100 400 70 H V C CNN F1 "7805MS" 0 -400 70 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -400 -350 400 350 0 1 0 N X VOUT 1 700 250 300 L 60 60 1 1 w X GND 2 700 -150 300 L 60 60 1 1 W X GND 3 700 -250 300 L 60 60 1 1 W X GND 6 -700 -250 300 R 60 60 1 1 W X GND 7 -700 -150 300 R 60 60 1 1 W X VIN 8 -700 250 300 R 60 60 1 1 I ENDDRAW ENDDEF # # 7905 # DEF 7905 U 0 30 N Y 1 F N F0 "U" 150 -195 60 H V C CNN F1 "7905" 0 200 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LM7905 LM7912 79L05 DRAW S -200 -150 200 150 0 1 0 N X VI VI -400 50 200 R 40 40 1 1 I X VO VO 400 50 200 L 40 40 1 1 w X GND GND 0 -250 100 U 40 30 1 1 I ENDDRAW ENDDEF # # ADP1108 # DEF ADP1108 U 0 30 Y Y 1 F N F0 "U" 220 450 60 H V C CNN F1 "ADP1108" 340 -447 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LT1108 DRAW S -700 -400 700 400 0 1 0 N X ILIM 1 -1000 200 300 R 60 60 1 1 I X VIN 2 0 700 300 D 60 60 1 1 I X SW1 3 1000 0 300 L 60 60 1 1 P X SW2 4 1000 -200 300 L 60 60 1 1 P X GND 5 0 -700 300 U 60 60 1 1 I X AO 6 1000 200 300 L 60 60 1 1 O X SET 7 -1000 -200 300 R 60 60 1 1 I X SENSE 8 -1000 0 300 R 60 60 1 1 I ENDDRAW ENDDEF # # AP1117 # DEF AP1117 U 0 30 Y Y 1 F N F0 "U" 100 -250 50 H V C CNN F1 "AP1117" 0 250 50 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS AP1117D15 AP1117D18 AP1117D25 AP1117D33 AP1117D50 AP1117E15 AP1117E18 AP1117E25 AP1117E33 AP1117E50 AP1117K15 AP1117K18 AP1117K25 AP1117K33 AP1117K50 AP1117T15 AP1117T18 AP1117T25 AP1117T33 AP1117T50 AP1117Y15 AP1117Y18 AP1117Y25 AP1117Y33 AP1117Y50 $FPLIST SOT223 SOT89-3 TO220-3 TO252 TO263 $ENDFPLIST DRAW S -200 -200 200 200 0 1 10 f X GND/ADJ 1 0 -300 100 U 50 50 1 1 W X VO 2 300 0 100 L 50 50 1 1 w X VI 3 -300 0 100 R 50 50 1 1 W ENDDRAW ENDDEF # # APE8865N-12-HF-3 # DEF APE8865N-12-HF-3 U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "APE8865N-12-HF-3" 0 200 40 H V C CNN F2 "SOT-23" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS APE8865N-15-HF-3 APE8865N-16-HF-3 APE8865N-17-HF-3 APE8865N-18-HF-3 APE8865N-19-HF-3 APE8865N-20-HF-3 APE8865N-21-HF-3 APE8865N-22-HF-3 APE8865N-23-HF-3 APE8865N-24-HF-3 APE8865N-25-HF-3 APE8865N-26-HF-3 APE8865N-27-HF-3 APE8865N-28-HF-3 APE8865N-29-HF-3 APE8865N-30-HF-3 APE8865N-31-HF-3 APE8865N-32-HF-3 APE8865N-33-HF-3 $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X GND 1 0 -300 100 U 40 40 1 1 W X VOUT 2 450 50 150 L 40 40 1 1 w X VIN 3 -450 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # APE8865NL-12-HF-3 # DEF APE8865NL-12-HF-3 U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "APE8865NL-12-HF-3" 0 200 40 H V C CNN F2 "SOT-23" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS APE8865NL-15-HF-3 APE8865NL-16-HF-3 APE8865NL-17-HF-3 APE8865NL-18-HF-3 APE8865NL-19-HF-3 APE8865NL-20-HF-3 APE8865NL-21-HF-3 APE8865NL-22-HF-3 APE8865NL-23-HF-3 APE8865NL-24-HF-3 APE8865NL-25-HF-3 APE8865NL-26-HF-3 APE8865NL-27-HF-3 APE8865NL-28-HF-3 APE8865NL-29-HF-3 APE8865NL-30-HF-3 APE8865NL-31-HF-3 APE8865NL-32-HF-3 APE8865NL-33-HF-3 $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VOUT 1 450 50 150 L 40 40 1 1 w X GND 2 0 -300 100 U 40 40 1 1 W X VIN 3 -450 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # APE8865NR-12-HF-3 # DEF APE8865NR-12-HF-3 U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "APE8865NR-12-HF-3" 0 200 40 H V C CNN F2 "SOT-23" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS APE8865NR-15-HF-3 APE8865NR-16-HF-3 APE8865NR-17-HF-3 APE8865NR-18-HF-3 APE8865NR-19-HF-3 APE8865NR-20-HF-3 APE8865NR-21-HF-3 APE8865NR-22-HF-3 APE8865NR-23-HF-3 APE8865NR-24-HF-3 APE8865NR-25-HF-3 APE8865NR-26-HF-3 APE8865NR-27-HF-3 APE8865NR-28-HF-3 APE8865NR-29-HF-3 APE8865NR-30-HF-3 APE8865NR-31-HF-3 APE8865NR-32-HF-3 APE8865NR-33-HF-3 $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VIN 1 -450 50 150 R 40 40 1 1 I X VOUT 2 450 50 150 L 40 40 1 1 w X GND 3 0 -300 100 U 40 40 1 1 W ENDDRAW ENDDEF # # APE8865U4-12-HF-3 # DEF APE8865U4-12-HF-3 U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "APE8865U4-12-HF-3" 0 200 40 H V C CNN F2 "SC-70-4" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS APE8865U4-15-HF-3 APE8865U4-16-HF-3 APE8865U4-17-HF-3 APE8865U4-18-HF-3 APE8865U4-19-HF-3 APE8865U4-20-HF-3 APE8865U4-21-HF-3 APE8865U4-22-HF-3 APE8865U4-23-HF-3 APE8865U4-24-HF-3 APE8865U4-25-HF-3 APE8865U4-26-HF-3 APE8865U4-27-HF-3 APE8865U4-28-HF-3 APE8865U4-29-HF-3 APE8865U4-30-HF-3 APE8865U4-31-HF-3 APE8865U4-32-HF-3 APE8865U4-33-HF-3 $FPLIST SC* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X ~EN~ 1 -450 -100 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X VOUT 3 450 50 150 L 40 40 1 1 w X VIN 4 -450 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # APE8865U5-12-HF-3 # DEF APE8865U5-12-HF-3 U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "APE8865U5-12-HF-3" 0 200 40 H V C CNN F2 "SC-70-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS APE8865U5-15-HF-3 APE8865U5-16-HF-3 APE8865U5-17-HF-3 APE8865U5-18-HF-3 APE8865U5-19-HF-3 APE8865U5-20-HF-3 APE8865U5-21-HF-3 APE8865U5-22-HF-3 APE8865U5-23-HF-3 APE8865U5-24-HF-3 APE8865U5-25-HF-3 APE8865U5-26-HF-3 APE8865U5-27-HF-3 APE8865U5-28-HF-3 APE8865U5-29-HF-3 APE8865U5-30-HF-3 APE8865U5-31-HF-3 APE8865U5-32-HF-3 APE8865U5-33-HF-3 $FPLIST SC* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VIN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X ~SHDN~ 3 -450 -100 150 R 40 40 1 1 I X BYP 4 450 -100 150 L 40 40 1 1 I X VOUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # APE8865Y5-12-HF-3 # DEF APE8865Y5-12-HF-3 U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "APE8865Y5-12-HF-3" 0 200 40 H V C CNN F2 "SOT-23-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS APE8865Y5-15-HF-3 APE8865Y5-16-HF-3 APE8865Y5-17-HF-3 APE8865Y5-18-HF-3 APE8865Y5-19-HF-3 APE8865Y5-20-HF-3 APE8865Y5-21-HF-3 APE8865Y5-22-HF-3 APE8865Y5-23-HF-3 APE8865Y5-24-HF-3 APE8865Y5-25-HF-3 APE8865Y5-26-HF-3 APE8865Y5-27-HF-3 APE8865Y5-28-HF-3 APE8865Y5-29-HF-3 APE8865Y5-30-HF-3 APE8865Y5-31-HF-3 APE8865Y5-32-HF-3 APE8865Y5-33-HF-3 $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VIN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X ~SHDN~ 3 -450 -100 150 R 40 40 1 1 I X BYP 4 450 -100 150 L 40 40 1 1 I X VOUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # BQ2003 # DEF BQ2003 U 0 30 Y Y 1 F N F0 "U" 220 1050 60 H V C CNN F1 "BQ2003" 310 -1050 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -600 -1000 600 1000 0 1 0 N X CCMD 1 -900 800 300 R 60 60 1 1 I X DCMD 2 -900 700 300 R 60 60 1 1 I X DVEN 3 -900 500 300 R 60 60 1 1 I X TM1 4 -900 300 300 R 60 60 1 1 I X TM2 5 -900 200 300 R 60 60 1 1 I X TS 6 -900 0 300 R 60 60 1 1 I X BAT 7 -900 -200 300 R 60 60 1 1 I X VSS 8 0 -1300 300 U 60 60 1 1 W X SNS 9 -900 -400 300 R 60 60 1 1 I X TCO 10 -900 -600 300 R 60 60 1 1 I X MCV 11 -900 -800 300 R 60 60 1 1 I X TEMP 12 900 800 300 L 60 60 1 1 O X CHG 13 900 600 300 L 60 60 1 1 O X MOD 14 900 400 300 L 60 60 1 1 O X DIS 15 900 200 300 L 60 60 1 1 O X VCC 16 0 1300 300 D 60 60 1 1 W ENDDRAW ENDDEF # # KA378R05 # DEF KA378R05 U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "KA378R05" -50 200 40 H V L CNN F2 "TO-220-4" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -200 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X GND 3 0 -300 100 U 40 40 1 1 W X Vdis 4 -400 -100 150 R 40 40 1 1 I ENDDRAW ENDDEF # # KA378R12C # DEF KA378R12C U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "KA378R12C" -50 200 40 H V L CNN F2 "TO-220-4" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -200 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X GND 3 0 -300 100 U 40 40 1 1 W X Vdis 4 -400 -100 150 R 40 40 1 1 I ENDDRAW ENDDEF # # KA378R33 # DEF KA378R33 U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "KA378R33" -50 200 40 H V L CNN F2 "TO-220-4" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -200 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X GND 3 0 -300 100 U 40 40 1 1 W X Vdis 4 -400 -100 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LD1117S33TR # DEF LD1117S33TR U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "LD1117S33TR" 0 200 40 H V C CNN F2 "SOT-223" 0 100 40 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LD1117S33CTR LD1117S12TR LD1117S12CTR LD1117S18TR LD1117S18CTR LD1117S25TR LD1117S25CTR LD1117S50TR LD1117S50CTR $FPLIST SOT223 $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X GND 1 0 -250 100 U 40 40 1 1 W X VO 2 400 50 150 L 40 40 1 1 w X VI 3 -400 50 150 R 40 40 1 1 W ENDDRAW ENDDEF # # LD3985G # DEF LD3985G U 0 40 Y Y 1 F N F0 "U" 250 -250 60 H V C CNN F1 "LD3985G" 0 200 60 H V C CNN F2 "TSOT-23-5" -100 -250 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -300 150 300 -200 0 1 0 N X VIN 1 -500 50 200 R 50 50 1 1 I X GND 2 0 -400 200 U 50 50 1 1 I X INH 3 -500 -50 200 R 50 50 1 1 I X BYP 4 500 -50 200 L 50 50 1 1 I X VOUT 5 500 50 200 L 50 50 1 1 I ENDDRAW ENDDEF # # LD3985G122R # DEF LD3985G122R U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "LD3985G122R" 200 200 40 H V C CNN F2 "TSOT-23-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LD3985G18R LD3985G25R LD3985G26R LD3985G27R LD3985G28R LD3985G30R LD3985G33R LD3985G47R $FPLIST TSOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VIN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X INH 3 -450 -100 150 R 40 40 1 1 I X BYP 4 450 -100 150 L 40 40 1 1 I X VOUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LD3985M # DEF LD3985M U 0 40 Y Y 1 F N F0 "U" 250 -250 60 H V C CNN F1 "LD3985M" 0 200 60 H V C CNN F2 "SOT-23-5" -100 -250 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -300 150 300 -200 0 1 0 N X VIN 1 -500 50 200 R 50 50 1 1 I X GND 2 0 -400 200 U 50 50 1 1 I X INH 3 -500 -50 200 R 50 50 1 1 I X BYP 4 500 -50 200 L 50 50 1 1 I X VOUT 5 500 50 200 L 50 50 1 1 I ENDDRAW ENDDEF # # LD3985M122R # DEF LD3985M122R U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "LD3985M122R" 200 200 40 H V C CNN F2 "SOT-23-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LD3985M18R LD3985M25R LD3985M26R LD3985M27R LD3985M28R LD3985M29R LD3985M30R LD3985M33R LD3985M47R $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VIN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X INH 3 -450 -100 150 R 40 40 1 1 I X BYP 4 450 -100 150 L 40 40 1 1 I X VOUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM1084IS-3.3/NOPB # DEF LM1084IS-3.3/NOPB U 0 40 Y Y 1 F N F0 "U" 200 -200 40 H V C CNN F1 "LM1084IS-3.3/NOPB" -300 200 40 H V L CNN F2 "TO-263" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM1084IS-5.0/NOPB $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X GND 1 0 -250 100 U 40 40 1 1 W X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM1084IS-ADJ/NOPB # DEF LM1084IS-ADJ/NOPB U 0 40 Y Y 1 F N F0 "U" 200 -200 40 H V C CNN F1 "LM1084IS-ADJ/NOPB" -300 200 40 H V L CNN F2 "TO-263" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM1084IT-3.3/NOPB # DEF LM1084IT-3.3/NOPB U 0 40 Y Y 1 F N F0 "U" 200 -200 40 H V C CNN F1 "LM1084IT-3.3/NOPB" -300 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM1084IT-5.0/NOPB $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X GND 1 0 -250 100 U 40 40 1 1 W X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM1084IT-ADJ/NOPB # DEF LM1084IT-ADJ/NOPB U 0 40 Y Y 1 F N F0 "U" 200 -200 40 H V C CNN F1 "LM1084IT-ADJ/NOPB" -300 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM117E # DEF LM117E U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM117E" 0 200 40 H V L CNN F2 "LLC-20" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN DRAW S -250 150 250 -150 0 1 10 f X OUT 1 400 50 150 L 40 40 1 1 w X ADJ 6 0 -250 100 U 40 40 1 1 I X IN 11 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM2931AZ-3.3/5.0 # DEF LM2931AZ-3.3/5.0 U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "LM2931AZ-3.3/5.0" 0 200 40 H V C CNN F2 "TO92-123" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM2931Z-3.3/5.0 $FPLIST TO92-123 $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X VO 1 400 50 150 L 40 40 1 1 w X GND 2 0 -250 100 U 40 40 1 1 W X VI 3 -400 50 150 R 40 40 1 1 W ENDDRAW ENDDEF # # LM2931AZ-5.0 # DEF LM2931AZ-5.0 U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "LM2931AZ-5.0" 0 200 40 H V C CNN F2 "TO92-123" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM2931Z-5.0 $FPLIST TO92-123 $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X VO 1 400 50 150 L 40 40 1 1 w X GND 2 0 -250 100 U 40 40 1 1 W X VI 3 -400 50 150 R 40 40 1 1 W ENDDRAW ENDDEF # # LM317EMP # DEF LM317EMP U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM317EMP" 0 200 40 H V L CNN F2 "SOT-223" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM317AEMP $FPLIST SOT* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM317H # DEF LM317H U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM317H" 0 200 40 H V L CNN F2 "TO-39" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM317AH LM117H $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X ADJ 2 0 -250 100 U 40 40 1 1 I X OUT 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM317K # DEF LM317K U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM317K" 0 200 40 H V L CNN F2 "TO-3" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM117K $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X IN 2 -400 50 150 R 40 40 1 1 I X OUT 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM317MDT # DEF LM317MDT U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM317MDT" 0 200 40 H V L CNN F2 "TO-252" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM317AMDT $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM317S # DEF LM317S U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM317S" 0 200 40 H V L CNN F2 "TO-263" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM317T # DEF LM317T U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM317T" 0 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM317AT $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM317_SOT223 # DEF LM317_SOT223 U 0 40 Y Y 1 F N F0 "U" 0 300 60 H V C CNN F1 "LM317_SOT223" 50 -250 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -250 250 250 -200 0 1 0 N X ADJ 1 0 -350 150 U 60 40 1 1 I X OUT 2 400 150 150 L 60 40 1 1 w X IN 3 -400 150 150 R 60 40 1 1 I ENDDRAW ENDDEF # # LM337H # DEF LM337H U 0 40 Y Y 1 F N F0 "U" -200 -200 40 H V C CNN F1 "LM337H" 0 -200 40 H V L CNN F2 "TO-39" 0 -100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM137H $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 250 100 D 40 40 1 1 I X OUT 2 400 -50 150 L 40 40 1 1 w X IN 3 -400 -50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM337IMP # DEF LM337IMP U 0 40 Y Y 1 F N F0 "U" -200 -200 40 H V C CNN F1 "LM337IMP" 0 -200 40 H V L CNN F2 "SOT-223" 0 -100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST SOT* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 250 100 D 40 40 1 1 I X IN 2 -400 -50 150 R 40 40 1 1 I X OUT 3 400 -50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM337K # DEF LM337K U 0 40 Y Y 1 F N F0 "U" -200 -200 40 H V C CNN F1 "LM337K" 0 -200 40 H V L CNN F2 "TO-3" 0 -100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM137K $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 250 100 D 40 40 1 1 I X OUT 2 400 -50 150 L 40 40 1 1 w X IN 3 -400 -50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM337T # DEF LM337T U 0 40 Y Y 1 F N F0 "U" -200 -200 40 H V C CNN F1 "LM337T" 0 -200 40 H V L CNN F2 "TO-220" 0 -100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 250 100 D 40 40 1 1 I X IN 2 -400 -50 150 R 40 40 1 1 I X OUT 3 400 -50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM350T # DEF LM350T U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM350T" 0 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X ADJ 1 0 -250 100 U 40 40 1 1 I X OUT 2 400 50 150 L 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM3578 # DEF LM3578 U 0 40 Y Y 1 F N F0 "U" 150 450 70 H V C CNN F1 "LM3578" 250 -450 70 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -550 -400 550 400 0 1 0 N X E- 1 -850 300 300 R 60 60 1 1 I I X E+ 2 -850 100 300 R 60 60 1 1 I X CAP_OSC 3 -850 -100 300 R 60 60 1 1 I X GND 4 -850 -300 300 R 60 60 1 1 W X E 5 850 -300 300 L 60 60 1 1 E X C 6 850 -100 300 L 60 60 1 1 C X CUR_LIM 7 850 100 300 L 60 60 1 1 I I X VP+ 8 850 300 300 L 60 60 1 1 I ENDDRAW ENDDEF # # LM723 # DEF LM723 U 0 40 Y Y 1 F N F0 "U" 0 450 70 H V C CNN F1 "LM723" 0 -450 70 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LM723C DRAW S -300 -400 300 400 0 1 0 N X LIM 2 600 -200 300 L 60 60 1 1 I X SEN 3 600 -300 300 L 60 60 1 1 I X - 4 -600 100 300 R 60 60 1 1 I X + 5 -600 0 300 R 60 60 1 1 I X REF 6 -600 -200 300 R 60 60 1 1 O X V- 7 -600 -300 300 R 60 60 1 1 I X VZ 9 600 -100 300 L 60 60 1 1 I X VS 10 600 100 300 L 60 60 1 1 O X VC 11 600 200 300 L 60 60 1 1 I X V+ 12 600 300 300 L 60 60 1 1 I X FC 13 -600 300 300 R 60 60 1 1 I ENDDRAW ENDDEF # # LM7805CT # DEF LM7805CT U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM7805CT" 0 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM7806CT LM7808CT LM7809CT LM7810CT LM7812CT LM7815CT LM7818CT LM7824CT LM7806ACT LM7808ACT LM7809ACT LM7810ACT LM7812ACT LM7815ACT LM7818ACT LM7824ACT $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X GND 2 0 -250 100 U 40 40 1 1 W X OUT 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM78L05ACZ # DEF LM78L05ACZ U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM78L05ACZ" 0 200 40 H V L CNN F2 "TO-92" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM78L12ACZ MC78L05ACP MC78L06ACP MC78L08ACP MC78L12ACP MC78L15ACP MC78L18ACP MC78L24ACP MC78L05AACP $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X OUT 1 400 50 150 L 40 40 1 1 w X GND 2 0 -250 100 U 40 40 1 1 W X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LM78M05CT # DEF LM78M05CT U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "LM78M05CT" 0 200 40 H V L CNN F2 "TO-220" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X GND 2 0 -250 100 U 40 40 1 1 W X OUT 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM7905CT # DEF LM7905CT U 0 40 Y Y 1 F N F0 "U" -200 -200 40 H V C CNN F1 "LM7905CT" 0 -200 40 H V L CNN F2 "TO-220" 0 -100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LM7906CT LM7908CT LM7909CT LM7910CT LM7912CT LM7915CT LM7918CT LM7924CT $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X GND 1 0 250 100 D 40 40 1 1 W X IN 2 -400 -50 150 R 40 40 1 1 I X OUT 3 400 -50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LM79M05CT # DEF LM79M05CT U 0 40 Y Y 1 F N F0 "U" -200 -200 40 H V C CNN F1 "LM79M05CT" 0 -200 40 H V L CNN F2 "TO-220" 0 -100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X GND 1 0 250 100 D 40 40 1 1 W X IN 2 -400 -50 150 R 40 40 1 1 I X OUT 3 400 -50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LP2985LV # DEF LP2985LV U 0 30 Y Y 1 F N F0 "U" 200 -450 60 H V C CNN F1 "LP2985LV" 0 450 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X VIN 1 -800 300 300 R 60 60 1 1 W X GND 2 0 -700 300 U 60 40 1 1 W X ON/OFF 3 -800 100 300 R 60 60 1 1 I X BYPASS 4 -800 -200 300 R 60 60 1 1 I X VOUT 5 800 300 300 L 60 60 1 1 w ENDDRAW ENDDEF # # LP2987AIMM-5.0/NOPB # DEF LP2987AIMM-5.0/NOPB U 0 40 Y Y 1 F N F0 "U" -300 300 40 H V C CNN F1 "LP2987AIMM-5.0/NOPB" 200 300 40 H V C CNN F2 "MSOP-8" 0 0 40 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LP2987AIMMX-5.0/NOPB LP2987IMM-3.3/NOPB LP2987IMM-5.0/NOPB LP2987IMMX-3.3/NOPB LP2987IMMX-5.0/NOPB $FPLIST MSOP* VSSOP* $ENDFPLIST DRAW S -350 250 350 -250 0 1 10 f X DELAY 2 -500 -200 150 R 40 40 1 1 P X GND 3 0 -350 100 U 40 40 1 1 W X IN 4 -500 200 150 R 40 40 1 1 W X OUT 5 500 50 150 L 40 40 1 1 w X SENSE 6 500 200 150 L 40 40 1 1 I X ~ERROR 7 500 -200 150 L 40 40 1 1 O X ~SHTD 8 -500 0 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LP2987AIMX-5.0/NOPB # DEF LP2987AIMX-5.0/NOPB U 0 40 Y Y 1 F N F0 "U" -300 300 40 H V C CNN F1 "LP2987AIMX-5.0/NOPB" 200 300 40 H V C CNN F2 "SO-8" 0 0 40 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LP2987IMX-3.0/NOPB LP2987IMX-5.0/NOPB $FPLIST SO* $ENDFPLIST DRAW S -350 250 350 -250 0 1 10 f X DELAY 2 -500 -200 150 R 40 40 1 1 P X GND 3 0 -350 100 U 40 40 1 1 W X IN 4 -500 200 150 R 40 40 1 1 W X OUT 5 500 50 150 L 40 40 1 1 w X SENSE 6 500 200 150 L 40 40 1 1 I X ~ERROR 7 500 -200 150 L 40 40 1 1 O X ~SHTD 8 -500 0 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LP2988AIMM-5.0/NOPB # DEF LP2988AIMM-5.0/NOPB U 0 40 Y Y 1 F N F0 "U" -300 300 40 H V C CNN F1 "LP2988AIMM-5.0/NOPB" 200 300 40 H V C CNN F2 "MSOP-8" 0 0 40 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LP2988AIMM-2.8/NOPB LP2988AIMM-3.0/NOPB LP2988AIMM-3.3/NOPB LP2988AIMMX-3.0/NOPB LP2988AIMMX-3.3/NOPB LP2988AIMMX-5.0/NOPB LP2988IMM-2.8/NOPB LP2988IMM-3.0/NOPB LP2988IMM-3.3/NOPB LP2988IMM-5.0/NOPB LP2988IMMX-3.0/NOPB LP2988IMMX-3.3/NOPB LP2988IMMX-5.0/NOPB $FPLIST MSOP* VSSOP* $ENDFPLIST DRAW S -350 250 350 -250 0 1 10 f X BYPASS 1 -500 -100 150 R 40 40 1 1 P X DELAY 2 -500 -200 150 R 40 40 1 1 P X GND 3 0 -350 100 U 40 40 1 1 W X IN 4 -500 200 150 R 40 40 1 1 W X OUT 5 500 50 150 L 40 40 1 1 w X SENSE 6 500 200 150 L 40 40 1 1 I X ~ERROR 7 500 -200 150 L 40 40 1 1 O X ~SHTD 8 -500 0 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LP2988IMX-5.0/NOPB # DEF LP2988IMX-5.0/NOPB U 0 40 Y Y 1 F N F0 "U" -300 300 40 H V C CNN F1 "LP2988IMX-5.0/NOPB" 200 300 40 H V C CNN F2 "SO-8" 0 0 40 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LP2988AIMX-3.3/NOPB $FPLIST SO* $ENDFPLIST DRAW S -350 250 350 -250 0 1 10 f X BYPASS 1 -500 -100 150 R 40 40 1 1 P X DELAY 2 -500 -200 150 R 40 40 1 1 P X GND 3 0 -350 100 U 40 40 1 1 W X IN 4 -500 200 150 R 40 40 1 1 W X OUT 5 500 50 150 L 40 40 1 1 w X SENSE 6 500 200 150 L 40 40 1 1 I X ~ERROR 7 500 -200 150 L 40 40 1 1 O X ~SHTD 8 -500 0 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LP3963 # DEF LP3963 U 0 30 Y Y 1 F N F0 "U" 100 450 60 H V L CNN F1 "LP3963" 100 -500 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X SHDN 1 -800 100 300 R 60 60 1 1 I I X IN 2 -800 300 300 R 60 60 1 1 I X GND 3 0 -700 300 U 60 60 1 1 W X OUT 4 800 300 300 L 60 60 1 1 w X ERROR 5 800 100 300 L 60 40 1 1 O V ENDDRAW ENDDEF # # LP3966 # DEF LP3966 U 0 30 Y Y 1 F N F0 "U" 100 450 60 H V L CNN F1 "LP3966" 100 -500 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X SHDN 1 -800 100 300 R 60 60 1 1 I I X IN 2 -800 300 300 R 60 60 1 1 I X GND 3 0 -700 300 U 60 60 1 1 W X OUT 4 800 300 300 L 60 60 1 1 w X SENSE/ADJ 5 800 100 300 L 60 40 1 1 I ENDDRAW ENDDEF # # LT1129CQ # DEF LT1129CQ U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "LT1129CQ" 150 200 40 H V C CNN F2 "TO263-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LT1129IQ LT1129CQ-3.3 LT1129IQ-3.3 LT1129CQ-5 LT1129IQ-5 $FPLIST TO* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X OUT 1 450 50 150 L 40 40 1 1 w X FB/ADJ 2 450 -100 150 L 40 40 1 1 I X GND 3 0 -300 100 U 40 40 1 1 W X ~SHDN~ 4 -450 -100 150 R 40 40 1 1 I X VIN 5 -450 50 150 R 40 40 1 1 W ENDDRAW ENDDEF # # LT1129CS8 # DEF LT1129CS8 U 0 40 Y Y 1 F N F0 "U" -350 200 40 H V C CNN F1 "LT1129CS8" 200 200 40 H V C CNN F2 "SO8" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LT1129IS8 LT1129CS8-3.3 LT1129IS8-3.3 LT1129CS8-5 LT1129IS8-5 $FPLIST SO* $ENDFPLIST DRAW S -400 150 400 -200 0 1 10 f X OUT 1 550 50 150 L 40 40 1 1 w X FB/ADJ 2 550 -100 150 L 40 40 1 1 I X GND 3 -100 -300 100 U 40 40 1 1 W X ~SHDN~ 5 -550 -100 150 R 40 40 1 1 I X GND 6 0 -300 100 U 40 40 1 1 W X GND 7 100 -300 100 U 40 40 1 1 W X VIN 8 -550 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # LT1129CST-3.3 # DEF LT1129CST-3.3 U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "LT1129CST-3.3" 150 200 40 H V C CNN F2 "SOT-223" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LT1129IST-3.3 LT1129MPST-3.3 LT1129CST-5 LT1129IST-5 $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X VIN 1 -450 50 150 R 40 40 1 1 W X GND 2 0 -300 100 U 40 40 1 1 W X OUT 3 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # LT1129CT # DEF LT1129CT U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "LT1129CT" 150 200 40 H V C CNN F2 "TO220-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS LT1129IT LT1129CT-3.3 LT1129IT-3.3 LT1129CT-5 LT1129IT-5 $FPLIST TO* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X OUT 1 450 50 150 L 40 40 1 1 w X FB/ADJ 2 450 -100 150 L 40 40 1 1 I X GND 3 0 -300 100 U 40 40 1 1 W X ~SHDN~ 4 -450 -100 150 R 40 40 1 1 I X VIN 5 -450 50 150 R 40 40 1 1 W ENDDRAW ENDDEF # # LT1129_QPACK # DEF LT1129_QPACK U 0 30 Y Y 1 F N F0 "U" 250 450 60 H V C CNN F1 "LT1129_QPACK" 500 -495 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LT_1129_QP DRAW S -500 -400 500 400 0 1 0 N X OUT 1 800 300 300 L 60 60 1 1 w X SENSE 2 800 100 300 L 60 60 1 1 I X GND 3 0 -700 300 U 60 60 1 1 W X SHDN 4 -800 100 300 R 60 60 1 1 I I X IN 5 -800 300 300 R 60 60 1 1 I ENDDRAW ENDDEF # # LT1129_SO8 # DEF LT1129_SO8 U 0 30 Y Y 1 F N F0 "U" 0 450 60 H V C CNN F1 "LT1129_SO8" 0 -448 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X OUT 1 800 300 300 L 60 60 1 1 w X SENSE 2 800 100 300 L 60 60 1 1 I X GND 3 800 -100 300 L 60 60 1 1 I X NC 4 -800 -300 300 R 60 60 1 1 P X SHDN 5 -800 100 300 R 60 60 1 1 I I X GND 6 800 -200 300 L 60 60 1 1 I X GND 7 800 -300 300 L 60 60 1 1 I X IN 8 -800 300 300 R 60 60 1 1 I ENDDRAW ENDDEF # # LT1175CN8 # DEF LT1175CN8 U 0 30 Y Y 1 F N F0 "U" 0 450 60 H V C CNN F1 "LT1175CN8" 400 -448 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X IN 1 -800 300 300 R 60 60 1 1 I X Ilim2 2 -800 100 300 R 60 60 1 1 I X OUT 3 800 300 300 L 60 60 1 1 w X SENSE 4 800 100 300 L 60 60 1 1 I X GND 5 0 -700 300 U 60 60 1 1 W X SHDN 6 -800 -200 300 R 60 60 1 1 I I X Ilim4 7 -800 0 300 R 60 60 1 1 I X IN 8 -800 200 300 R 50 50 1 1 I ENDDRAW ENDDEF # # LT1175_QP # DEF LT1175_QP U 0 30 Y Y 1 F N F0 "U" 0 450 60 H V C CNN F1 "LT1175_QP" 400 -448 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X OUT 1 800 300 300 L 60 60 1 1 w X SENSE 2 800 100 300 L 60 60 1 1 I X IN 3 -800 300 300 R 60 60 1 1 I X GND 4 0 -700 300 U 60 60 1 1 W X SHDN 5 -800 100 300 R 60 60 1 1 I I ENDDRAW ENDDEF # # LT1372 # DEF LT1372 U 0 30 Y Y 1 F N F0 "U" 600 500 60 H V C CNN F1 "LT1372" -500 500 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LT1373 DRAW S -700 -400 700 400 0 1 0 N X Vc 1 250 -700 300 U 60 60 1 1 I X FB+ 2 1000 -250 300 L 60 60 1 1 I X FB- 3 -1000 250 300 R 60 60 1 1 P X S/S 4 -1000 -250 300 R 60 60 1 1 P X Vin 5 0 700 300 D 60 60 1 1 W X GND_S 6 -150 -700 300 U 60 60 1 1 I X GND 7 -300 -700 300 U 60 60 1 1 I X Vsw 8 1000 250 300 L 60 60 1 1 I ENDDRAW ENDDEF # # LT1585CM # DEF LT1585CM Q 0 40 Y Y 1 F N F0 "Q" 0 300 60 H V C CNN F1 "LT1585CM" 0 0 50 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -250 250 250 -200 0 1 0 N X ADJ 1 0 -350 150 U 60 40 1 1 I X OUT 2 400 150 150 L 60 40 1 1 I X IN 3 -400 150 150 R 60 40 1 1 I ENDDRAW ENDDEF # # LT1761 # DEF LT1761 U 0 30 Y Y 1 F N F0 "U" 150 -350 60 H V C CNN F1 "LT1761" 0 350 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -400 300 400 -300 0 1 0 N X VIN 1 -600 200 200 R 60 60 1 1 W X GND 2 0 -500 200 U 60 40 1 1 W X SHDN 3 -600 -200 200 R 60 60 1 1 I X BYP 4 600 -200 200 L 60 60 1 1 I X VOUT 5 600 200 200 L 60 60 1 1 w ENDDRAW ENDDEF # # LT1761-BYP # DEF LT1761-BYP U 0 30 Y Y 1 F N F0 "U" -400 350 50 H V L CNN F1 "LT1761-BYP" 50 350 50 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -400 300 400 -300 0 1 10 N X VIN 1 -600 200 200 R 50 50 1 1 W X GND 2 0 -500 200 U 50 50 1 1 W X BYP 3 -600 -200 200 R 50 50 1 1 P X ADJ 4 600 -200 200 L 50 50 1 1 P X VOUT 5 600 200 200 L 50 50 1 1 w ENDDRAW ENDDEF # # LT1964-BYP # DEF LT1964-BYP U 0 30 Y Y 1 F N F0 "U" -400 350 50 H V L CNN F1 "LT1964-BYP" 50 350 50 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -400 300 400 -300 0 1 10 N X GND 1 0 -500 200 U 50 50 1 1 W X VIN 2 -600 200 200 R 50 50 1 1 W X BYP 3 -600 -200 200 R 50 50 1 1 P X ADJ 4 600 -200 200 L 50 50 1 1 P X VOUT 5 600 200 200 L 50 50 1 1 w ENDDRAW ENDDEF # # LT3010 # DEF LT3010 U 0 30 Y Y 1 F N F0 "U" 0 450 60 H V C CNN F1 "LT3010" 0 -448 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 -400 500 400 0 1 0 N X OUT 1 800 300 300 L 60 60 1 1 w X SENSE-1.275V 2 800 100 300 L 60 40 1 1 I X GND 4 800 -300 300 L 60 60 1 1 W X SHDN 5 -800 100 300 R 60 60 1 1 I I X IN 8 -800 300 300 R 60 60 1 1 I X GND 9 800 -200 300 L 60 60 1 1 W ENDDRAW ENDDEF # # LT3430 # DEF LT3430 U 0 30 Y Y 1 F N F0 "U" 200 600 60 H V L CNN F1 "LT3430" 500 -600 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 500 500 -500 0 1 0 N X GND 1 -150 -800 300 U 30 30 1 1 W X SW 2 800 250 300 L 50 50 1 1 O X VIN 3 -50 800 300 D 30 30 1 1 I X VIN 4 50 800 300 D 30 30 1 1 I X SW 5 800 150 300 L 50 50 1 1 P X BOOST 6 800 400 300 L 50 50 1 1 I X GND 8 -50 -800 300 U 30 30 1 1 W X GND 9 50 -800 300 U 30 30 1 1 W X Bias 10 -800 -200 300 R 50 50 1 1 I X COMP 11 -800 -50 300 R 50 50 1 1 I X FB(1.22V) 12 800 0 300 L 50 50 1 1 I X SYNC 14 -800 250 300 R 50 50 1 1 I X SHDN 15 -800 400 300 R 50 50 1 1 I I X GND 16 150 -800 300 U 30 30 1 1 W X GND 17 400 -800 300 U 30 30 1 1 W ENDDRAW ENDDEF # # LT3472 # DEF LT3472 U 0 40 Y Y 1 F N F0 "U" 200 400 60 H V L CNN F1 "LT3472" 200 -400 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -450 350 450 -350 0 1 0 N X SWP 1 -150 600 250 D 50 50 1 1 W X VIN 2 0 600 250 D 50 50 1 1 W X SHDN 3 -700 -250 250 R 50 50 1 1 I I X SWN 4 150 600 250 D 50 50 1 1 W X DN 5 700 250 250 L 50 50 1 1 I X FBN 6 700 50 250 L 50 50 1 1 I X SSN 7 150 -600 250 U 50 50 1 1 W X FBP 8 -700 100 250 R 50 50 1 1 I X SSP 9 -150 -600 250 U 50 50 1 1 W X VPOS 10 -700 250 250 R 50 50 1 1 O X GND 11 0 -600 250 U 50 50 1 1 W ENDDRAW ENDDEF # # LT3757EMSE # DEF LT3757EMSE U 0 30 Y Y 1 F N F0 "U" 150 500 60 H V C CNN F1 "LT3757EMSE" 400 -500 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -400 450 400 -450 0 1 0 N X VC 1 -600 -350 200 R 50 50 1 1 I X FBX 2 600 -200 200 L 50 50 1 1 I X SS 3 -600 -250 200 R 50 50 1 1 I X RT 4 -600 -100 200 R 50 50 1 1 I X SYNC 5 -600 50 200 R 50 50 1 1 I X SENSE 6 600 -50 200 L 50 50 1 1 I X GATE 7 600 200 200 L 50 50 1 1 O X INTVCC 8 600 -350 200 L 50 50 1 1 O X ~SHDN~/UVLO 9 -600 200 200 R 50 50 1 1 I X VIN 10 0 650 200 D 50 50 1 1 I X GND 11 0 -650 200 U 50 50 1 1 W ENDDRAW ENDDEF # # LTC1307 # DEF LTC1307 U 0 30 Y Y 1 F N F0 "U" 220 450 60 H V C CNN F1 "LTC1307" 340 -450 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -700 -400 700 400 0 1 0 N X Vc 1 -1000 -200 300 R 60 60 1 1 I X FeedBack 2 1000 0 300 L 60 60 1 1 I X SHDW 3 -1000 0 300 R 60 60 1 1 I I X GND 4 0 -700 300 U 60 60 1 1 I X SW 5 1000 200 300 L 60 60 1 1 C X VIN 6 0 700 300 D 60 60 1 1 I X LBI 7 -1000 200 300 R 60 60 1 1 I X LBO 8 1000 -200 300 L 60 60 1 1 O ENDDRAW ENDDEF # # LTC1624 # DEF LTC1624 U 0 30 Y Y 1 F N F0 "U" 220 450 60 H V C CNN F1 "LTC1624" 340 -447 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -700 -400 700 400 0 1 0 N X ISENSE 1 -1000 200 300 R 60 60 1 1 I X Ith/RUN 2 -1000 0 300 R 60 60 1 1 I X SET 3 -1000 -200 300 R 60 60 1 1 I X GND 4 0 -700 300 U 60 60 1 1 W X SW 5 1000 -200 300 L 60 60 1 1 I X TG 6 1000 0 300 L 60 60 1 1 C X BOOST 7 1000 200 300 L 60 60 1 1 O X VIN 8 0 700 300 D 60 60 1 1 I ENDDRAW ENDDEF # # LTC1878 # DEF LTC1878 U 0 40 Y Y 1 F N F0 "U" 100 400 60 H V C CNN F1 "LTC1878" 0 -450 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS LTC1878EMS8 DRAW S -400 350 400 -350 0 1 0 N X RUN 1 -650 -100 250 R 50 50 1 1 I X ITH 2 -650 -250 250 R 50 50 1 1 I X VFB 3 650 -50 250 L 50 50 1 1 I X GND 4 -100 -600 250 U 50 50 1 1 W X SW 5 650 250 250 L 50 50 1 1 O X VIN 6 -650 50 250 R 50 50 1 1 I X SYNC 7 -650 250 250 R 50 50 1 1 I C X PLL_LPF 8 650 -250 250 L 50 50 1 1 B ENDDRAW ENDDEF # # LTC3406B-1.2 # DEF LTC3406B-1.2 U 0 40 Y Y 1 F N F0 "U" 0 0 60 H V C CNN F1 "LTC3406B-1.2" 0 -300 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -350 250 350 -250 0 1 0 N X RUN 1 -600 0 250 R 50 50 1 1 I X GND 2 -600 -150 250 R 50 50 1 1 W X SW 3 600 150 250 L 50 50 1 1 O X VIN 4 -600 150 250 R 50 50 1 1 W X VOUT 5 600 -50 250 L 50 50 1 1 w ENDDRAW ENDDEF # # LTC3442 # DEF LTC3442 U 0 40 Y Y 1 F N F0 "U" 0 0 60 H V C CNN F1 "LTC3442" 450 -450 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -600 400 600 -400 0 1 0 N X SHDN/SS 1 -850 100 250 R 50 50 1 1 I I X RT 2 -850 -300 250 R 50 50 1 1 I X SGND 3 -200 -600 200 U 50 50 1 1 W X SW1 4 -200 600 200 D 50 50 1 1 B X PGND 5 0 -600 200 U 50 50 1 1 W X SW2 6 200 600 200 D 50 50 1 1 B X BURST 7 850 -300 250 L 50 50 1 1 I X VOUT 8 850 300 250 L 50 50 1 1 w X VIN 9 -850 300 250 R 50 50 1 1 W X RLIM 10 -850 -100 250 R 50 50 1 1 I X VC 11 850 -150 250 L 50 50 1 1 I X FB 12 850 50 250 L 50 50 1 1 I X PGND 13 200 -600 200 U 50 50 1 1 W ENDDRAW ENDDEF # # LTC3525 # DEF LTC3525 U 0 40 Y Y 1 F N F0 "U" 0 300 60 H V C CNN F1 "LTC3525" 0 -300 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S 350 250 -350 -250 0 1 0 N X SHDN 1 -550 0 200 R 50 50 1 1 I I X GND 2 -550 -150 200 R 50 50 1 1 W X VIN 3 -550 150 200 R 50 50 1 1 W X VOUT 4 550 0 200 L 50 50 1 1 w X GND 5 550 -150 200 L 50 50 1 1 W X SW 6 550 150 200 L 50 50 1 1 I ENDDRAW ENDDEF # # MAX1647 # DEF MAX1647 U 0 40 Y Y 1 F N F0 "U" 0 1050 60 H V C CNN F1 "MAX1647" 0 -1050 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 1000 500 -1000 0 1 0 N X IOUT 1 800 700 300 L 50 50 1 1 O X DCIN 2 800 900 300 L 50 50 1 1 I X VLout 3 800 500 300 L 50 50 1 1 O X CCV 4 -800 250 300 R 50 50 1 1 I X CCI 5 -800 450 300 R 50 50 1 1 I X SEL 6 -800 -300 300 R 50 50 1 1 I X CurrSense 7 800 -300 300 L 50 50 1 1 I X BATT 8 800 -500 300 L 50 50 1 1 I X REF 9 -800 850 300 R 50 50 1 1 B X AGND 10 -800 -950 300 R 50 50 1 1 W X BootSt 20 800 300 300 L 50 50 1 1 I X INT 11 800 -850 300 L 50 50 1 1 C V X THM 12 -800 650 300 R 50 50 1 1 I X SCLK 13 -800 -700 300 R 50 50 1 1 I X SDA 14 -800 -500 300 R 50 50 1 1 C X DACV 15 -800 -100 300 R 50 50 1 1 I X PGND 16 800 -950 300 L 50 50 1 1 W X DrvLO 17 800 -100 300 L 50 50 1 1 O X DrvHI 18 800 200 300 L 50 50 1 1 O X LX 19 800 0 300 L 50 50 1 1 I ENDDRAW ENDDEF # # MAX1648 # DEF MAX1648 U 0 40 Y Y 1 F N F0 "U" 0 1050 60 H V C CNN F1 "MAX1648" 0 -1050 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 1000 500 -1000 0 1 0 N X DCIN 1 800 900 300 L 50 50 1 1 I X VLout 2 800 500 300 L 50 50 1 1 O X CCV 3 -800 250 300 R 50 50 1 1 I X CCI 4 -800 450 300 R 50 50 1 1 I X CurrSense 5 800 -300 300 L 50 50 1 1 I X BATT 6 800 -500 300 L 50 50 1 1 I X REF 7 -800 850 300 R 50 50 1 1 B X AGND 8 -800 -950 300 R 50 50 1 1 W X THM 9 -800 650 300 R 50 50 1 1 I X SETI 10 -800 -500 300 R 50 50 1 1 C X SETV 11 -800 -700 300 R 50 50 1 1 I X PGND 12 800 -950 300 L 50 50 1 1 W X DrvLO 13 800 -100 300 L 50 50 1 1 O X DrvHI 14 800 200 300 L 50 50 1 1 O X LX 15 800 0 300 L 50 50 1 1 I X BootSt 16 800 300 300 L 50 50 1 1 I ENDDRAW ENDDEF # # MAX1658ESA # DEF MAX1658ESA U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "MAX1658ESA" 150 250 40 H V C CNN F2 "SO8" 0 0 35 H V C CIN F3 "" 0 -50 60 H V C CNN ALIAS MAX1659ESA $FPLIST SO* SOIC* $ENDFPLIST DRAW S -350 200 350 -250 0 1 10 f X SET 1 500 -200 150 L 40 40 1 1 P X ~SHTD 2 -500 -200 150 R 40 40 1 1 I X IN 3 -500 150 150 R 40 40 1 1 W X OUT 4 500 150 150 L 40 40 1 1 w X OUT 5 500 50 150 L 40 40 1 1 w X IN 6 -500 50 150 R 40 40 1 1 W X IN 7 -500 -50 150 R 40 40 1 1 W X GND 8 0 -350 100 U 40 40 1 1 W ENDDRAW ENDDEF # # MAX5092AATE # DEF MAX5092AATE U 0 40 Y Y 1 F N F0 "U" -350 700 40 H V C CNN F1 "MAX5092AATE" 200 -750 40 H V C CNN F2 "TQFN-16" 0 0 35 H V C CIN F3 "" 0 -150 60 H V C CNN ALIAS MAX5092BATE MAX5093AATE MAX5093BATE $FPLIST TQFN* QFN* $ENDFPLIST DRAW S -400 650 400 -700 0 1 10 f X IN 1 -550 550 150 R 40 40 1 1 W X EN 2 -550 250 150 R 40 40 1 1 I X SGND 3 -550 -600 150 R 40 40 1 1 W X ~HOLD~ 4 -550 150 150 R 40 40 1 1 I X PGND_LDO 5 550 -600 150 L 40 40 1 1 W X SET 6 550 -450 150 L 40 40 1 1 P X OUT_SENSE 7 550 -150 150 L 40 40 1 1 P X OUT 8 550 -250 150 L 40 40 1 1 w X BSOUT 9 550 550 150 L 40 40 1 1 w X LX 10 -50 800 150 D 40 40 1 1 P X LX 11 50 800 150 D 40 40 1 1 P X PGND_BST 12 550 50 150 L 40 40 1 1 W X BSFB 13 550 300 150 L 40 40 1 1 P X VL 14 550 200 150 L 40 40 1 1 P X CT 15 -550 -450 150 R 40 40 1 1 P X ~RESET~ 16 -550 -150 150 R 40 40 1 1 C ENDDRAW ENDDEF # # MAX603CPA # DEF MAX603CPA U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "MAX603CPA" 150 250 40 H V C CNN F2 "DIP8" 0 100 35 H V C CIN F3 "" 0 -50 60 H V C CNN ALIAS MAX604CPA $FPLIST DIP* PDIP* $ENDFPLIST DRAW S -350 200 350 -200 0 1 10 f X IN 1 -500 150 150 R 40 40 1 1 W X GND 2 -150 -300 100 U 40 40 1 1 W X GND 3 -50 -300 100 U 40 40 1 1 W X ~OFF 4 -500 0 150 R 40 40 1 1 I X SET 5 500 0 150 L 40 40 1 1 P X GND 6 50 -300 100 U 40 40 1 1 W X GND 7 150 -300 100 U 40 40 1 1 W X OUT 8 500 150 150 L 40 40 1 1 w ENDDRAW ENDDEF # # MAX603CSA # DEF MAX603CSA U 0 40 Y Y 1 F N F0 "U" -300 250 40 H V C CNN F1 "MAX603CSA" 150 250 40 H V C CNN F2 "DIP8" 0 100 35 H V C CIN F3 "" 0 -50 60 H V C CNN ALIAS MAX604CSA $FPLIST SO* SOIC* $ENDFPLIST DRAW S -350 200 350 -200 0 1 10 f X IN 1 -500 150 150 R 40 40 1 1 W X GND 2 -150 -300 100 U 40 40 1 1 W X GND 3 -50 -300 100 U 40 40 1 1 W X ~OFF 4 -500 0 150 R 40 40 1 1 I X SET 5 500 0 150 L 40 40 1 1 P X GND 6 50 -300 100 U 40 40 1 1 W X GND 7 150 -300 100 U 40 40 1 1 W X OUT 8 500 150 150 L 40 40 1 1 w ENDDRAW ENDDEF # # MAX666 # DEF MAX666 U 0 40 Y Y 1 F N F0 "U" 0 100 70 H V C CNN F1 "MAX666" 0 -100 70 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -400 -500 400 500 0 1 0 N X SENSE 1 -700 400 300 R 60 60 1 1 I X VOUT 2 700 300 300 L 60 60 1 1 O X LBI 3 -700 -400 300 R 60 60 1 1 I X GND 4 -700 -100 300 R 60 60 1 1 I X SHUTDOWN 5 -700 -300 300 R 60 60 1 1 I X VSET 6 -700 0 300 R 60 60 1 1 I X LBO 7 700 -400 300 L 60 60 1 1 O X VIN 8 -700 300 300 R 60 60 1 1 I ENDDRAW ENDDEF # # MAX874 # DEF MAX874 U 0 40 Y Y 1 F N F0 "U" 100 250 60 H V C CNN F1 "MAX874" 50 -250 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS MAX872 DRAW S -350 200 350 -200 0 1 0 N X VIN 2 -650 100 300 R 50 50 1 1 I X Temper 3 650 -100 300 L 50 40 1 1 O X GND 4 0 -300 100 U 50 30 1 1 W X TRIM 5 -650 -100 300 R 50 50 1 1 I X VOUT 6 650 100 300 L 50 50 1 1 O ENDDRAW ENDDEF # # MC34063 # DEF MC34063 U 0 40 Y Y 1 F N F0 "U" 150 350 60 H V L CNN F1 "MC34063" 100 -350 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S 550 300 -550 -300 0 1 0 N X Sw_Coll 1 850 100 300 L 50 50 1 1 I X Sw_Emit 2 850 -50 300 L 50 50 1 1 I X Tim_Cap 3 -850 -150 300 R 50 50 1 1 I X GND 4 0 -500 200 U 50 50 1 1 W X V_Sense 5 850 -200 300 L 50 50 1 1 I X VCC 6 0 500 200 D 50 50 1 1 W X I_Sense 7 -850 150 300 R 50 50 1 1 I X Drv_Coll 8 850 200 300 L 50 50 1 1 I ENDDRAW ENDDEF # # MC78L05ACD # DEF MC78L05ACD U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "MC78L05ACD" 0 200 40 H V L CNN F2 "SO-8" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS MC78L08ACD MC78L12ACD $FPLIST SO* $ENDFPLIST DRAW S -250 150 250 -200 0 1 10 f X OUT 1 400 50 150 L 40 40 1 1 w X GND 2 -150 -300 100 U 40 40 1 1 w X GND 3 -50 -300 100 U 40 40 1 1 w X GND 6 50 -300 100 U 40 40 1 1 w X GND 7 150 -300 100 U 40 40 1 1 w X IN 8 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # MC78L05ACH # DEF MC78L05ACH U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "MC78L05ACH" 0 200 40 H V L CNN F2 "SOT-89" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS MC78L08ACH MC78L12ACH $FPLIST SOT* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X OUT 1 400 50 150 L 40 40 1 1 w X GND 2 0 -250 100 U 40 40 1 1 w X IN 3 -400 50 150 R 40 40 1 1 I ENDDRAW ENDDEF # # MC78M05CDT # DEF MC78M05CDT U 0 40 Y Y 1 F N F0 "U" -200 200 40 H V C CNN F1 "MC78M05CDT" 0 200 40 H V L CNN F2 "TO-252" 0 100 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST TO* $ENDFPLIST DRAW S -250 150 250 -150 0 1 10 f X IN 1 -400 50 150 R 40 40 1 1 I X GND 2 0 -250 100 U 40 40 1 1 W X OUT 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # MCP1754ST-5002E/MB # DEF MCP1754ST-5002E/MB U 0 30 Y Y 1 F N F0 "U" 100 -150 50 H V C CNN F1 "MCP1754ST-5002E/MB" 0 150 50 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS MCP1754ST-1802E/MB MCP1754ST-3302E/MB $FPLIST SOT-89* $ENDFPLIST DRAW S -200 -100 200 100 0 1 0 N X VI 1 -300 0 100 R 50 50 1 1 W X GND 2 0 -200 100 U 50 50 1 1 W X VO 3 300 0 100 L 50 50 1 1 w ENDDRAW ENDDEF # # MIC2026 # DEF MIC2026 U 0 30 Y Y 1 F N F0 "U" 0 450 60 H V C CNN F1 "MIC2026" 0 -450 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN $FPLIST SO8E 8DIP300 $ENDFPLIST DRAW S -500 -400 500 400 0 1 0 N X ENA 1 -800 300 300 R 60 60 1 1 I X FLGA 2 -800 100 300 R 60 60 1 1 O X FLGB 3 -800 -100 300 R 60 60 1 1 O X ENB 4 -800 -300 300 R 60 60 1 1 I X OUTB 5 800 -100 300 L 60 60 1 1 w X GND 6 800 -300 300 L 60 60 1 1 W X IN 7 800 300 300 L 60 60 1 1 W X OUTA 8 800 100 300 L 50 50 1 1 w ENDDRAW ENDDEF # # MIC2177 # DEF MIC2177 U 0 30 Y Y 1 F N F0 "U" 350 600 60 H V C CNN F1 "MIC2177" 450 -600 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -500 500 500 -500 0 1 0 N X VIN 1 -100 800 300 D 50 50 1 1 I X VIN 2 100 800 300 D 50 50 1 1 I X SW 3 800 250 300 L 50 50 1 1 O X PGND 4 800 -450 300 L 50 50 1 1 W X PGND 5 800 -350 300 L 50 50 1 1 W X PGND 6 800 -250 300 L 50 50 1 1 W X PGND 7 800 -150 300 L 50 50 1 1 W X SW 8 800 150 300 L 50 50 1 1 P X VIN 9 0 800 300 D 50 50 1 1 I X Sense 10 800 400 300 L 50 50 1 1 I X SHDN 20 -800 400 300 R 50 50 1 1 I I X AUTO 11 -800 100 300 R 50 50 1 1 I X FB 12 800 0 300 L 50 50 1 1 I X COMP 13 -800 -50 300 R 50 50 1 1 I X SGND 14 150 -800 300 U 50 50 1 1 W X SGND 15 50 -800 300 U 50 50 1 1 W X SGND 16 -50 -800 300 U 50 50 1 1 W X SGND 17 -150 -800 300 U 50 50 1 1 W X SYNC 18 -800 250 300 R 50 50 1 1 I X Bias 19 -800 -200 300 R 50 50 1 1 I ENDDRAW ENDDEF # # MIC4690 # DEF MIC4690 U 0 40 Y Y 1 F N F0 "U" 0 300 60 H V C CNN F1 "MIC4690" 250 -300 60 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -450 250 450 -250 0 1 0 N X ShDn 1 -750 -150 300 R 50 50 1 1 I X VIN 2 -750 150 300 R 50 50 1 1 I X Sw 3 750 150 300 L 50 50 1 1 O X Fb 4 750 -150 300 L 50 50 1 1 I X GND 5 -150 -450 200 U 50 50 1 1 I X GND 6 -50 -450 200 U 50 50 1 1 I X GND 7 50 -450 200 U 50 50 1 1 I X GND 8 150 -450 200 U 50 50 1 1 I ENDDRAW ENDDEF # # NCP1117ST50T3G # DEF NCP1117ST50T3G U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "NCP1117ST50T3G" 0 200 40 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS NCP1117ST12T3G NCP1117ST15T3G NCP1117ST18T3G NCP1117ST20T3G NCP1117ST25T3G NCP1117ST285T3G NCP1117ST33T3G $FPLIST SOT223 $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X GND 1 0 -250 100 U 40 40 1 1 W X VO 2 400 50 150 L 40 40 1 1 w X VI 3 -400 50 150 R 40 40 1 1 W ENDDRAW ENDDEF # # PT6100 # DEF PT6100 U 0 40 Y Y 1 F N F0 "U" 0 200 60 H V C CNN F1 "PT6100" 0 50 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -450 300 450 -300 0 1 0 N X INH 1 -700 -200 250 R 50 50 1 1 I X VI 2 -700 200 250 R 50 50 1 1 I X VI 3 -700 100 250 R 50 50 1 1 I X VI 4 -700 0 250 R 50 50 1 1 I X GND 5 -150 -550 250 U 50 50 1 1 I X GND 6 -50 -550 250 U 50 50 1 1 I X GND 7 50 -550 250 U 50 50 1 1 I X GND 8 150 -550 250 U 50 50 1 1 I X VO 9 700 0 250 L 50 50 1 1 O X VO 10 700 100 250 L 50 50 1 1 O X VO 11 700 200 250 L 50 50 1 1 O X ADJ 12 700 -200 250 L 50 50 1 1 I ENDDRAW ENDDEF # # SPX2920M3-3.3 # DEF SPX2920M3-3.3 U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "SPX2920M3-3.3" 0 200 40 H V C CNN F2 "SOT223" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS SPX2920M3-5.0 $FPLIST SOT223 $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X VI 1 -400 50 150 R 40 40 1 1 W X GND 2 0 -250 100 U 40 40 1 1 W X VO 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # SPX2920S-3.3 # DEF SPX2920S-3.3 U 0 40 Y Y 1 F N F0 "U" -300 400 40 H V C CNN F1 "SPX2920S-3.3" 100 400 40 H V C CNN F2 "SO-8" 0 0 35 H V C CIN F3 "" 0 50 60 H V C CNN ALIAS SPX2920S-5.0 $FPLIST SO* $ENDFPLIST DRAW S -350 350 350 -400 0 1 10 f X OUT 1 500 250 150 L 40 40 1 1 w X SENSE 2 500 100 150 L 40 40 1 1 P X ~SD~ 3 -500 -300 150 R 40 40 1 1 I X GND 4 0 -500 100 U 40 40 1 1 W X ~ERROR~ 5 500 -300 150 L 40 40 1 1 O X TAP 6 500 -150 150 L 40 40 1 1 P X FB 7 500 -50 150 L 40 40 1 1 P X IN 8 -500 250 150 R 40 40 1 1 W ENDDRAW ENDDEF # # SPX2920T-3.3 # DEF SPX2920T-3.3 U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "SPX2920T-3.3" 0 200 40 H V C CNN F2 "TO-263" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS SPX2920T-5.0 $FPLIST TO* $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X VI 1 -400 50 150 R 40 40 1 1 W X GND 2 0 -250 100 U 40 40 1 1 W X VO 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # SPX2920U-3.3 # DEF SPX2920U-3.3 U 0 30 Y Y 1 F N F0 "U" 0 250 40 H V C CNN F1 "SPX2920U-3.3" 0 200 40 H V C CNN F2 "TO-220" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS SPX2920U-5.0 $FPLIST TO* $ENDFPLIST DRAW S -250 -150 250 150 0 1 10 f X VI 1 -400 50 150 R 40 40 1 1 W X GND 2 0 -250 100 U 40 40 1 1 W X VO 3 400 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TL497 # DEF TL497 U 0 30 Y Y 1 F N F0 "U" 100 450 70 H V L CNN F1 "TL497" 50 -450 70 H V L CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN ALIAS TL497A DRAW S -450 400 450 -400 0 1 0 N X Comp_1.2V 1 -750 300 300 R 60 40 1 1 I X Inhbt 2 -750 -150 300 R 60 40 1 1 I X Freq_Ctrl 3 -750 0 300 R 60 40 1 1 I X Substrat 4 -750 -300 300 R 60 40 1 1 I X GND 5 0 -600 200 U 60 30 1 1 W X Cath 6 750 -300 300 L 60 40 1 1 I X Anode 7 750 200 300 L 60 40 1 1 I X Emit 8 750 100 300 L 60 40 1 1 O X Coll 10 750 300 300 L 60 40 1 1 I X Base_Tr 11 750 -50 300 L 60 40 1 1 U X BaseDrv 12 750 -150 300 L 60 40 1 1 U X Curr_Lim 13 -750 150 300 R 60 40 1 1 I X VCC 14 0 600 200 D 60 30 1 1 W ENDDRAW ENDDEF # # TLV70012DCK # DEF TLV70012DCK U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "TLV70012DCK" 100 200 40 H V C CNN F2 "SC70-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TLV70015DCK TLV70018DCK TLV70025DCK TLV70028DCK TLV70030DCK TLV70033DCK $FPLIST SC* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X IN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X EN 3 -450 -100 150 R 40 40 1 1 I X OUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TLV70012DDC # DEF TLV70012DDC U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "TLV70012DDC" 100 200 40 H V C CNN F2 "SOT-23-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TLV70013DDC TLV70015DDC TLV70018DDC TLV70019DDC TLV70025DDC TLV70030DDC TLV70032DDC TLV70033DDC TLV70036DDC $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X IN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X EN 3 -450 -100 150 R 40 40 1 1 I X OUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TLV70012DSE # DEF TLV70012DSE U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "TLV70012DSE" 100 200 40 H V C CNN F2 "WSON6" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TLV70015DSE TLV70018DSE TLV70025DSE TLV70028DSE TLV70029DSE TLV70030DSE TLV70031DSE TLV70033DSE TLV70036DSE $FPLIST WSON* SON* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X IN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X OUT 3 450 50 150 L 40 40 1 1 w X EN 6 -450 -100 150 R 40 40 1 1 I ENDDRAW ENDDEF # # TLV70212DBV # DEF TLV70212DBV U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "TLV70212DBV" 100 200 40 H V C CNN F2 "SOT-23-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TLV70215DBV TLV70218DBV TLV70225DBV TLV70228DBV TLV70230DBV TLV70231DBV TLV70233DBV TLV70235DBV TLV70237DBV TLV70245DBV TLV702475DBV $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X IN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X EN 3 -450 -100 150 R 40 40 1 1 I X OUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TLV70225DSE # DEF TLV70225DSE U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "TLV70225DSE" 100 200 40 H V C CNN F2 "WSON6" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TLV70228DSE TLV70229DSE TLV70233DSE TLV70236DSE TLV70237DSE TLV70242PDSE $FPLIST WSON* SON* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X IN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X OUT 3 450 50 150 L 40 40 1 1 w X EN 6 -450 -100 150 R 40 40 1 1 I ENDDRAW ENDDEF # # TLV71209DBV # DEF TLV71209DBV U 0 40 Y Y 1 F N F0 "U" -250 200 40 H V C CNN F1 "TLV71209DBV" 200 200 40 H V C CNN F2 "SOT-23-5" 0 100 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TLV71210DBV TLV71211DBV $FPLIST SOT* $ENDFPLIST DRAW S -300 150 300 -200 0 1 10 f X IN 1 -450 50 150 R 40 40 1 1 I X GND 2 0 -300 100 U 40 40 1 1 W X ~EN~ 3 -450 -100 150 R 40 40 1 1 I X OUT 5 450 50 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TPS70202PWP # DEF TPS70202PWP U 0 40 Y Y 1 F N F0 "U" -300 700 40 H V C CNN F1 "TPS70202PWP" 150 700 40 H V C CNN F2 "HTSSOP-20" 0 200 30 H V C CIN F3 "" 0 0 60 H V C CNN DRAW S -350 650 350 -650 0 1 10 f X VIN1 2 -500 550 150 R 40 40 1 1 W X VIN1 3 -500 450 150 R 40 40 1 1 W X ~MR~ 4 -500 -350 150 R 40 40 1 1 I X ~EN1~ 5 -500 300 150 R 40 40 1 1 I X ~EN2~ 6 -500 -150 150 R 40 40 1 1 I X ~RESET~ 7 500 -350 150 L 40 40 1 1 C X GND 8 0 -800 150 U 40 40 1 1 W X VIN2 9 -500 100 150 R 40 40 1 1 W X VIN2 10 -500 0 150 R 40 40 1 1 W X VOUT2 12 500 0 150 L 40 40 1 1 w X VOUT2 13 500 100 150 L 40 40 1 1 w X FB2 14 500 -150 150 L 40 40 1 1 I X PG2 15 500 -550 150 L 40 40 1 1 C X PG1 16 500 -450 150 L 40 40 1 1 C X FB1 17 500 300 150 L 40 40 1 1 I X VOUT1 18 500 450 150 L 40 40 1 1 w X VOUT1 19 500 550 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TPS70245PWP # DEF TPS70245PWP U 0 40 Y Y 1 F N F0 "U" -300 700 40 H V C CNN F1 "TPS70245PWP" 150 700 40 H V C CNN F2 "HTSSOP-20" 0 200 30 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS70248PWP TPS70251PWP TPS70258PWP DRAW S -350 650 350 -650 0 1 10 f X VIN1 2 -500 550 150 R 40 40 1 1 W X VIN1 3 -500 450 150 R 40 40 1 1 W X ~MR~ 4 -500 -350 150 R 40 40 1 1 I X ~EN1~ 5 -500 300 150 R 40 40 1 1 I X ~EN2~ 6 -500 -150 150 R 40 40 1 1 I X ~RESET~ 7 500 -350 150 L 40 40 1 1 C X GND 8 0 -800 150 U 40 40 1 1 W X VIN2 9 -500 100 150 R 40 40 1 1 W X VIN2 10 -500 0 150 R 40 40 1 1 W X VOUT2 12 500 0 150 L 40 40 1 1 w X VOUT2 13 500 100 150 L 40 40 1 1 w X VSENS2 14 500 -150 150 L 40 40 1 1 I X PG2 15 500 -550 150 L 40 40 1 1 C X PG1 16 500 -450 150 L 40 40 1 1 C X VSENS1 17 500 300 150 L 40 40 1 1 I X VOUT1 18 500 450 150 L 40 40 1 1 w X VOUT1 19 500 550 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TPS7101QD # DEF TPS7101QD U 0 40 Y Y 1 F N F0 "U" -300 350 40 H V C CNN F1 "TPS7101QD" 200 350 40 H V C CNN F2 "SO-8" 0 0 35 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST SO* $ENDFPLIST DRAW S -350 300 350 -300 0 1 10 f X GND 1 0 -450 150 U 40 40 1 1 W X ~EN~ 2 -500 -200 150 R 40 40 1 1 I X IN 3 -500 200 150 R 40 40 1 1 W X IN 4 -500 100 150 R 40 40 1 1 W X OUT 5 500 200 150 L 40 40 1 1 w X OUT 6 500 100 150 L 40 40 1 1 w X FB 7 500 -50 150 L 40 40 1 1 I X PG 8 500 -200 150 L 40 40 1 1 O ENDDRAW ENDDEF # # TPS7101QP # DEF TPS7101QP U 0 40 Y Y 1 F N F0 "U" -300 350 40 H V C CNN F1 "TPS7101QP" 200 350 40 H V C CNN F2 "DIP-8" 0 0 35 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST DIP* DIL* $ENDFPLIST DRAW S -350 300 350 -300 0 1 10 f X GND 1 0 -450 150 U 40 40 1 1 W X ~EN~ 2 -500 -200 150 R 40 40 1 1 I X IN 3 -500 200 150 R 40 40 1 1 W X IN 4 -500 100 150 R 40 40 1 1 W X OUT 5 500 200 150 L 40 40 1 1 w X OUT 6 500 100 150 L 40 40 1 1 w X FB 7 500 -50 150 L 40 40 1 1 I X PG 8 500 -200 150 L 40 40 1 1 O ENDDRAW ENDDEF # # TPS7150QD # DEF TPS7150QD U 0 40 Y Y 1 F N F0 "U" -300 350 40 H V C CNN F1 "TPS7150QD" 200 350 40 H V C CNN F2 "SO-8" 0 0 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS7148QD TPS7133QD $FPLIST SO* $ENDFPLIST DRAW S -350 300 350 -300 0 1 10 f X GND 1 0 -450 150 U 40 40 1 1 W X ~EN~ 2 -500 -200 150 R 40 40 1 1 I X IN 3 -500 200 150 R 40 40 1 1 W X IN 4 -500 100 150 R 40 40 1 1 W X OUT 5 500 200 150 L 40 40 1 1 w X OUT 6 500 100 150 L 40 40 1 1 w X SENSE 7 500 -50 150 L 40 40 1 1 I X PG 8 500 -200 150 L 40 40 1 1 O ENDDRAW ENDDEF # # TPS7150QP # DEF TPS7150QP U 0 40 Y Y 1 F N F0 "U" -300 350 40 H V C CNN F1 "TPS7150QP" 200 350 40 H V C CNN F2 "DIP-8" 0 0 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS7148QP TPS7133QP $FPLIST DIP* DIL* $ENDFPLIST DRAW S -350 300 350 -300 0 1 10 f X GND 1 0 -450 150 U 40 40 1 1 W X ~EN~ 2 -500 -200 150 R 40 40 1 1 I X IN 3 -500 200 150 R 40 40 1 1 W X IN 4 -500 100 150 R 40 40 1 1 W X OUT 5 500 200 150 L 40 40 1 1 w X OUT 6 500 100 150 L 40 40 1 1 w X SENSE 7 500 -50 150 L 40 40 1 1 I X PG 8 500 -200 150 L 40 40 1 1 O ENDDRAW ENDDEF # # TPS75005RGW # DEF TPS75005RGW U 0 40 Y Y 1 F N F0 "U" -400 750 40 H V C CNN F1 "TPS75005RGW" 250 750 40 H V C CNN F2 "VQFN20" 0 0 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST *QFN* $ENDFPLIST DRAW S -450 700 450 -700 0 1 10 f X OUT2 1 600 -50 150 L 40 40 1 1 w X OUT2_S 2 600 -200 150 L 40 40 1 1 I X CT2 3 350 -850 150 U 40 40 1 1 P X SS2 4 250 -850 150 U 40 40 1 1 I X VDET 5 600 600 150 L 40 40 1 1 O X GND 6 -350 -850 150 U 40 40 1 1 W X GND 7 -250 -850 150 U 40 40 1 1 W X SEQ 8 -600 -350 150 R 40 40 1 1 I X VSET 9 -600 -450 150 R 40 40 1 1 I X PG 10 600 -450 150 L 40 40 1 1 O X TEST 11 -600 -200 150 R 40 40 1 1 B X SS1 12 0 -850 150 U 40 40 1 1 I X CT1 13 100 -850 150 U 40 40 1 1 P X OUT1_S 14 600 150 150 L 40 40 1 1 I X OUT1 15 600 300 150 L 40 40 1 1 w X VMON 16 -600 300 150 R 40 40 1 1 I X EN 17 -600 -50 150 R 40 40 1 1 I X IN 18 -600 600 150 R 40 40 1 1 W X IN 19 -600 500 150 R 40 40 1 1 W ENDDRAW ENDDEF # # TPS769XX # DEF TPS769XX U 0 40 Y Y 1 F N F0 "U" -250 300 40 H V C CNN F1 "TPS769XX" 150 300 40 H V C CNN F2 "SOT-23-5" 0 150 30 H V C CIN F3 "" 0 0 60 H V C CNN $FPLIST SOT-23* SOT-23* $ENDFPLIST DRAW S -300 250 300 -150 0 1 10 f X IN 1 -450 150 150 R 40 40 1 1 W X GND 2 0 -300 150 U 40 40 1 1 W X ~EN~ 3 -450 0 150 R 40 40 1 1 I X NC/FB 4 450 0 150 L 40 40 1 1 I X OUT 5 450 150 150 L 40 40 1 1 w ENDDRAW ENDDEF # # TPS77701D # DEF TPS77701D U 0 40 Y Y 1 F N F0 "U" -300 350 40 H V C CNN F1 "TPS77701D" 150 350 40 H V C CNN F2 "SO8" 0 50 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS77715D TPS77718D TPS77725D TPS77733D $FPLIST SO* $ENDFPLIST DRAW S -350 300 350 -250 0 1 10 f X GND 1 0 -350 100 U 40 40 1 1 W X ~EN~ 2 -500 -150 150 R 40 40 1 1 I X VIN 3 -500 200 150 R 40 40 1 1 W X VIN 4 -500 100 150 R 40 40 1 1 W X VOUT 5 500 200 150 L 40 40 1 1 w X VOUT 6 500 100 150 L 40 40 1 1 w X NC/FB 7 500 -50 150 L 40 40 1 1 P X ~RESET~ 8 500 -150 150 L 40 40 1 1 C ENDDRAW ENDDEF # # TPS77701PWP # DEF TPS77701PWP U 0 40 Y Y 1 F N F0 "U" -600 350 40 H V C CNN F1 "TPS77701PWP" 450 350 40 H V C CNN F2 "HTSSOP20" 0 200 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS77715PWP TPS77718PWP TPS77725PWP TPS77733PWP $FPLIST HTSSOP* $ENDFPLIST DRAW S -650 300 650 -300 0 1 10 f X GND/HS 1 -350 -400 100 U 40 40 1 1 W X GND/HS 2 -250 -400 100 U 40 40 1 1 W X GND 3 -800 -200 150 R 40 40 1 1 W X ~EN~ 5 -800 -50 150 R 40 40 1 1 I X VIN 6 -800 200 150 R 40 40 1 1 W X VIN 7 -800 100 150 R 40 40 1 1 W X GND/HS 9 -150 -400 100 U 40 40 1 1 W X GND/HS 10 -50 -400 100 U 40 40 1 1 W X GND/HS 20 350 -400 100 U 40 40 1 1 W X GND/HS 11 50 -400 100 U 40 40 1 1 W X GND/HS 12 150 -400 100 U 40 40 1 1 W X VOUT 13 800 200 150 L 40 40 1 1 w X VOUT 14 800 100 150 L 40 40 1 1 w X NC/FB 15 800 -50 150 L 40 40 1 1 P X ~RESET~ 16 800 -200 150 L 40 40 1 1 C X GND/HS 19 250 -400 100 U 40 40 1 1 W ENDDRAW ENDDEF # # TPS77801D # DEF TPS77801D U 0 40 Y Y 1 F N F0 "U" -300 350 40 H V C CNN F1 "TPS77801D" 150 350 40 H V C CNN F2 "SO8" 0 50 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS77815D TPS77818D TPS77825D TPS77833D $FPLIST SO* $ENDFPLIST DRAW S -350 300 350 -250 0 1 10 f X GND 1 0 -350 100 U 40 40 1 1 W X ~EN~ 2 -500 -150 150 R 40 40 1 1 I X VIN 3 -500 200 150 R 40 40 1 1 W X VIN 4 -500 100 150 R 40 40 1 1 W X VOUT 5 500 200 150 L 40 40 1 1 w X VOUT 6 500 100 150 L 40 40 1 1 w X NC/FB 7 500 -50 150 L 40 40 1 1 P X PG 8 500 -150 150 L 40 40 1 1 C ENDDRAW ENDDEF # # TPS77801PWP # DEF TPS77801PWP U 0 40 Y Y 1 F N F0 "U" -600 350 40 H V C CNN F1 "TPS77801PWP" 450 350 40 H V C CNN F2 "HTSSOP20" 0 200 35 H V C CIN F3 "" 0 0 60 H V C CNN ALIAS TPS77815PWP TPS77818PWP TPS77825PWP TPS77833PWP $FPLIST HTSSOP* $ENDFPLIST DRAW S -650 300 650 -300 0 1 10 f X GND/HS 1 -350 -400 100 U 40 40 1 1 W X GND/HS 2 -250 -400 100 U 40 40 1 1 W X GND 3 -800 -200 150 R 40 40 1 1 W X ~EN~ 5 -800 -50 150 R 40 40 1 1 I X VIN 6 -800 200 150 R 40 40 1 1 W X VIN 7 -800 100 150 R 40 40 1 1 W X GND/HS 9 -150 -400 100 U 40 40 1 1 W X GND/HS 10 -50 -400 100 U 40 40 1 1 W X GND/HS 20 350 -400 100 U 40 40 1 1 W X GND/HS 11 50 -400 100 U 40 40 1 1 W X GND/HS 12 150 -400 100 U 40 40 1 1 W X VOUT 13 800 200 150 L 40 40 1 1 w X VOUT 14 800 100 150 L 40 40 1 1 w X NC/FB 15 800 -50 150 L 40 40 1 1 P X PG 16 800 -200 150 L 40 40 1 1 C X GND/HS 19 250 -400 100 U 40 40 1 1 W ENDDRAW ENDDEF # #End Library ================================================ FILE: hardware/libraries/vias.pretty/Via-0.6mm.kicad_mod ================================================ (module Via-0.6mm (layer F.Cu) (tedit 57D1BC1C) (fp_text reference REF** (at 0 1.778) (layer F.SilkS) hide (effects (font (size 1 1) (thickness 0.15))) ) (fp_text value Via-0.6mm (at 0 -2.032) (layer F.Fab) hide (effects (font (size 1 1) (thickness 0.15))) ) (pad 1 thru_hole circle (at 0 0) (size 1 1) (drill 0.6) (layers *.Cu) (zone_connect 2)) )